

PAC55710/11/12/13/23/24

Device User Guide

Power Application Controller®

Multi-Mode Power Manager™

Configurable Analog Front End™

Application Specific Power Drivers™

Arm® Cortex®-M4F Controller Core



Table of Contents

Table of Contents.....	2
1 OVERVIEW	12
1.1 Device numbering standard	12
1.2 Device Feature Summary	12
2 STYLE AND FORMATTING CONVENTIONS.....	13
2.1 Number Representation	13
2.2 Formatting Styles	13
3 ARCHITECTURAL BLOCK DIAGRAM	14
4 ANALOG REGISTER ACCESS	18
4.1 Overview.....	18
4.2 Functional Description	19
4.3 USART Configuration	19
4.4 Protocol	19
4.5 Write Register Example	20
4.6 Read Register Example	21
5 Device IO	22
5.1 Overview.....	22
5.2 ADC Channels	23
5.3 Digital Peripheral Mux (DPM).....	24
6 MULTI-MODE POWER MANAGER	30
6.1 Overview.....	30
6.2 Features	30
6.3 System Block Diagram.....	30
6.4 Register Summary	31
6.5 Register Detail	32
6.5.1 SYSSTAT	32
6.5.2 RSTSTAT	33
6.5.3 PWRCTL	34
6.5.4 PWRSTAT	35

6.5.5	PWRSET	36
6.5.6	SCFG	37
6.5.8	SCFG2.....	38
7	CONFIGURABLE ANALOG FRONT-END	39
7.1	Overview.....	39
7.2	Features	39
7.3	System Block Diagram.....	40
7.4	Functional Description	41
7.4.1	Enabling the CAFE	41
7.4.2	Integrated Temperature Sensor	41
7.5	AIO10	42
7.5.1	System Block Diagram.....	42
7.5.2	AIO0 IO Mode.....	43
7.5.3	AIO1 IO Mode.....	43
7.5.4	AIO10 Differential Amplifier Mode	43
7.5.5	AIO10 Protection	43
7.5.6	HP10 Protection Comparator	43
7.5.7	LP10 Protection Comparator.....	44
7.6	AIO32	45
7.6.1	System Block Diagram.....	45
7.6.2	AIO2 IO Mode.....	46
7.6.3	AIO3 IO Mode.....	46
7.6.4	AIO32 Differential Amplifier Mode	46
7.6.5	AIO32 Protection	46
7.6.6	HP32 Protection Comparator	46
7.6.7	LP32 Protection Comparator.....	47
7.6.8	AIO2, AIO3 IO/Amplifier Mode	47
7.6.9	AIO2 IO.....	47
7.6.10	AIO2 Polarity.....	47
7.6.11	AIO3 Gain.....	47
7.7	AIO54	48
7.7.1	System Block Diagram.....	48

7.7.2	AIO4 IO Mode.....	49
7.7.3	AIO5 IO Mode.....	49
7.7.4	AIO54 Differential Amplifier Mode.....	49
7.7.5	AIO54 Protection	49
7.7.6	HP54 Protection Comparator	49
7.7.7	LP54 Protection Comparator.....	50
7.7.8	AIO5, AIO4 IO/Amplifier Mode	50
7.7.9	AIO4 IO.....	50
7.7.10	AIO4 Polarity.....	50
7.7.11	AIO3 Gain.....	50
7.8	AIO6	51
7.8.1	System Block Diagram.....	51
7.8.2	AIO6 IO Mode.....	52
7.8.3	AIO6 Gain Amplifier Mode	52
7.8.4	AIO6 Comparator Mode.....	52
7.8.5	AIO6 Special Mode.....	52
7.8.6	AIO6 Push-Button Mode	53
7.9	AIO7	54
7.9.1	System Block Diagram.....	54
7.9.2	AIO7 IO Mode.....	55
7.9.3	AIO7 Gain Amplifier Mode	55
7.9.4	AIO7 Comparator Mode.....	55
7.9.5	AIO7 Special Mode.....	55
7.10	AIO8.....	58
7.10.1	System Block Diagram.....	58
7.10.2	AIO8 IO Mode.....	59
7.10.3	AIO8 Gain Amplifier Mode	59
7.10.4	AIO8 Comparator Mode.....	59
7.10.5	AIO8 Special Mode	59
7.11	AIO9.....	62
7.11.1	System Block Diagram.....	62
7.11.2	AIO9 IO Mode.....	63

7.11.3	AIO9 Gain Amplifier Mode	63
7.11.4	AIO9 Comparator Mode	63
7.11.5	AIO9 Special Mode	63
7.12	EMUX and ADMUX	66
7.12.1	System Block Diagram	66
7.12.2	EMUX	66
7.12.3	ADMUX	67
7.13	Register Summary	68
7.14	Register Detail	69
7.14.1	CFGAI00	69
7.14.2	CFGAI01	70
7.14.3	CFGAI02	71
7.14.4	CFGAI03	72
7.14.5	CFGAI04	74
7.14.6	CFGAI05	75
7.14.7	CFGAI06	77
7.14.8	CFGAI07	78
7.14.9	CFGAI08	79
7.14.10	CFGAI09	80
7.14.11	SMCFG	81
7.14.12	HPDAC	82
7.14.13	LPDAC0	82
7.14.14	LPDAC1	82
7.14.15	ADCSCANCFG	83
7.14.16	ADCMUX	84
7.14.17	PROTINTEN	85
7.14.18	PROTINT	87
7.14.19	AIOOUT0	89
7.14.20	AIOOUT1	90
7.14.21	AIOIN0	91
7.14.22	AIOIN1	91
7.14.23	AIOINTEN	92

7.14.24	AIOINT	93
7.14.25	SMCTL.....	93
7.14.26	SPECCFG1	94
7.14.27	SPECCFG2.....	96
8	APPLICATION SPECIFIC POWER DRIVER	97
8.1	Overview.....	97
8.2	Features	97
8.3	System Block Diagram.....	97
8.4	Enabling the ASPD	98
8.4.1	Application Specific Power Driver Enable	98
8.4.2	Break Before Make Enable	98
8.5	ENHS1, ENLS1 Protection.....	98
8.5.1	System Block Diagram.....	98
8.5.2	ENHS1, ENLS1 Protection.....	99
8.5.3	DRL0	100
8.5.4	DRL1	101
8.5.5	DRL2	102
8.5.6	DRH3.....	103
8.5.7	DRH4.....	104
8.5.8	DRH5.....	105
8.6	VDS Sensing	106
8.6.1	VDS Sensing	106
8.6.2	VDS Sensing Enable	106
8.6.3	VDS Sensing Blanking.....	107
8.6.4	VDS Sensing Threshold Level	107
8.6.5	VDS Sensing Phase Disable.....	107
8.7	Cycle By Cycle Protection (CBC).....	108
8.7.1	Cycle By Cycle Protection.....	108
8.7.2	Cycle By Cycle (CBC) Type	108
8.7.3	Cycle By Cycle (CBC) Source.....	109
8.7.4	Cycle By Cycle (CBC) Interrupts	109
8.7.5	Cycle By Cycle (CBC) Interrupt Flags	109

8.7.6	Cycle By Cycle (CBC) Dead Time.....	109
8.7.7	Cycle By Cycle (CBC) Mode	110
8.8	Register Summary	111
8.9	Register Detail	112
8.9.1	VDSCFG1.....	112
8.9.2	VDSCFG2.....	113
8.9.3	CBCCFG	114
8.9.4	CBCFLG	115
8.9.5	WWDTCCTL	115
8.9.6	WWDTCCTR.....	116
8.9.7	WWDTCDV	116
8.9.8	WWDTWIN	116
8.9.9	WWDTRST	117
8.9.10	USER	117
8.9.11	DRVCFG0	118
8.9.12	DRVCFG1	119
8.9.13	DRVCFG2	120
8.9.14	DRVCTL	121
8.9.15	ENBBM.....	121
8.9.16	PROTCTL.....	121
9	CONTACT INFORMATION.....	122
10	IMPORTANT NOTICE	122

LIST OF FIGURES

Figure 3-1 PAC55710/12 Architectural Block Diagram.....	14
Figure 3-2 PAC55711/13 Architectural Block Diagram.....	15
Figure 3-3 PAC55723 Architectural Block Diagram.....	16
Figure 3-4 PAC55724 Architectural Block Diagram.....	17
Figure 4-1 Device Register Access	18
Figure 4-2 Analog Peripheral Register Write Timing	20
Figure 4-3 Analog Peripheral Register Read Timing	21
Figure 5-1 GPIO and DPM Block Diagram	22
Figure 6-1 MMPM System Block Diagram.....	30
Figure 7-1 CAFE System Block Diagram	40
Figure 7-2 AIO10 Block Diagram.....	42
Figure 7-3 AIO32 Block Diagram.....	45
Figure 7-4 AIO54 Block Diagram.....	48
Figure 7-5 AIO6 System Block Diagram.....	51
Figure 7-6 AIO7 System Block Diagram.....	54
Figure 7-7 AIO8 System Block Diagram.....	58
Figure 7-8 AIO9 System Block Diagram.....	62
Figure 7-9 EMUX and ADMUX System Block Diagram	66
Figure 7-10 EMUX Timing Diagram	67
Figure 8-1 ASPD System Block Diagram for PAC55710/11/12/13	97
Figure 8-2 ASPD System Block Diagram for PAC55723/24	98
Figure 8-3 ENHS1, ENLS1 Protection.....	98
Figure 8-4 DRL0 System Block Diagram.....	100
Figure 8-5 DRL1 System Block Diagram.....	101
Figure 8-6 DRL2 System Block Diagram.....	102
Figure 8-7 DRH3 System Block Diagram	103
Figure 8-8 DRH4 System Block Diagram	104
Figure 8-9 DRH5 System Block Diagram	105
Figure 8-10 Typical VDS Sensing Implementation Block Diagram	106
Figure 8-11 CBC Block Diagram	108

LIST OF TABLES

Table 5-1 ADC Input Pins	23
Table 5-2 PAC55710/11 Digital Peripheral Mux	24
Table 5-3 PAC55712/13 Digital Peripheral Mux	25
Table 5-4 PAC55723 Digital Peripheral Mux	27
Table 5-5 PAC55724 Digital Peripheral Mux	28
Table 6-1 MMPM Register Summary	31
Table 7-1 AIO7 Special Mode Comparator Input Selections.....	56
Table 7-2 AIO7 Phase to Phase Comparator Hysteresis Configuration.....	57
Table 7-3 AIO7 Special Mode Comparator Input Selections.....	60
Table 7-4 AIO8 Phase to Phase Comparator Hysteresis Configuration.....	61
Table 7-5 AIO9 Special Mode Comparator Input Selections.....	64
Table 7-6 AIO9 Phase to Phase Comparator Hysteresis Configuration.....	65
Table 7-7 EMUX Message Format.....	66
Table 7-8 CAFE Register Summary	68
Table 8-1 ASPD Register Summary	111

LIST OF REGISTERS

Register 6-1SYSSTAT (Analog System Status, SOC 00h).....	32
Register 6-2 RSTSTAT (Reset Status, SOC 01h)	33
Register 6-3 PWRCTL (Power Manager Control, 10h)	34
Register 6-4 PWRSTAT (Power Manager Status, 11h, Persistent in Hibernate Mode).....	35
Register 6-5 PWRSET (Power Manager Setting, 12h)	36
Register 6-6 SCFG (Switching Supply Configuration, 14h)	37
Register 6-7 SCFG2 (Switching Supply Configuration 2, 15h).....	38
Register 7-1 CFGAIO0 (AIO0 Configuration, 20h).....	69
Register 7-2 CFGAIO1 (AIO1 Configuration, 21h).....	70
Register 7-3 CFGAIO2 (AIO2 Configuration for PAC55710/12/23/24 not present on PAC55711/13, 22h)	71
Register 7-4 CFGAIO3 (AIO3 Configuration for PAC55710/12/23/24, 23h).....	72
Register 7-5 CFGAIO3 (AIO3 Configuration for PAC55711/13, 23h).....	73
Register 7-6 CFGAIO4 (AIO4 Configuration for PAC55710/12/23/24 not present on PAC55711/13, 24h)	74
Register 7-7 CFGAIO5 (AIO5 Configuration for PAC55710/12/23/24, 25h).....	75
Register 7-8 CFGAIO5 (AIO5 Configuration for PAC55711/13, 25h).....	76
Register 7-9 CFGAIO6 (AIO6 Configuration, 26h).....	77
Register 7-10 CFGAIO7 (AIO7 Configuration, 27h).....	78
Register 7-11 CFGAIO8 (AIO8 Configuration, 28h).....	79
Register 7-12 CFGAIO9 (AIO9 Configuration, 29h).....	80
Register 7-13 SMCFG (Signal Manager Configuration, 2Ah)	81
Register 7-14 HPDAC (HPDAC Setting, 2Bh)	82
Register 7-15 LPDAC0 (LPDAC0 Setting, 2Ch)	82
Register 7-16 LPDAC1 (LPDAC1 Setting, 2Dh)	82
Register 7-17 ADCSCANCFG (ADCSCAN Configuration, 2Eh).....	83
Register 7-18 ADCMUX (ADC MUX Selection and Sample and Hold Engage, 2Fh)	84
Register 7-19 PROTINTEN (Protection Interrupt Enable for PAC55710/12/23/24, 30h)	85
Register 7-20 PROTINTEN (Protection Interrupt Enable for PAC55711/13, 30h).....	86
Register 7-21 PROTINT (Protection Interrupt Flag for PAC55710/12/23/24, 31h).....	87
Register 7-22 PROTINT (Protection Interrupt Flag for PAC55711/13, 31h).....	88
Register 7-23 AIOOUT0 (AIO[5:0] Digital Output Control, 32h)	89
Register 7-24 AIOOUT1 (AIO[9:6] Digital Output Control, 33h)	90
Register 7-25 AIOIN0 (AIO[5:0] Digital Input Values, 34h)	91
Register 7-26 AIOIN1 (AIO[9:6] Digital Input Values, 35h)	91
Register 7-27 AIOINTEN (AIO[9:6] Interrupt Enable, 36h)	92
Register 7-28 AIOINT (AIO[9:6] Interrupt Flag, 37h)	93
Register 7-29 SMCTL (Signal Manager Control, 38h)	93
Register 7-30 SPECCFG1 (AIO[9:8] Hysteresis Configuration, 39h).....	94
Register 7-31 SPECCFG2 (AIO7 Hysteresis and Blanking Time Configuration, 3Ah)	96

Register 8-1 VDSCFG1 (VDS Sensing Configuration 1, 40h).....	112
Register 8-2 VDSCFG2 (VDS Sensing Configuration 2, 41h).....	113
Register 8-3 CBCCFG (CBC Configuration, 42h).....	114
Register 8-4 CBCFLG (CBC Flag, 43h)	115
Register 8-5 WWDTCCTL (Windowed Watchdog Timer Control, 50h)	115
Register 8-6 WWDTCCTR (Windowed Watchdog Timer Counter, 51h).....	116
Register 8-7 WWDTCDDV (Windowed Watchdog Timer Countdown Value, 52h)	116
Register 8-8 WWDTCWIN (Windowed Watchdog Timer Window, 53h)	116
Register 8-9 WWDTCRST (Windowed Watchdog Timer Reset, 54h)	117
Register 8-10 USER (User Bit, 55h).....	117
Register 8-11 DRVCFG0 (Driver Configuration 0, 60h)	118
Register 8-12 DRVCFG1 (Driver Configuration 1, 61h)	119
Register 8-13 DRVCFG2 (Driver Manager Configuration 2, 63h)	120
Register 8-14 DRVCTL (ASPD Control, 66h)	121
Register 8-15 ENBBM (Enable break before make, 67h)	121
Register 8-16 PROTCTL (Driver Protection Control, 68h)	121

1 OVERVIEW

This User Guide provides usage information on the following devices:

- PAC55710
- PAC55711
- PAC55712
- PAC55713
- PAC55723[L]
- PAC55724[L]

For detailed information on the MCU and Digital Peripherals in the devices, see the [PAC55XX Family User Guide](#).

1.1 Device numbering standard

Throughout this document the following part numbering abbreviation will be used:

- PAC55710/12 for PAC55710 and PAC55712 or devices with VDS Sensing and without nBRAKE/nDRVDIS
- PAC55711/13 for PAC55711 and PAC55713 or devices with VDS Sensing and nBRAKE/nDRVDIS
- PAC55723 for both PAC55723 and PAC55723L
- PAC55724 for both PAC55724 and PAC55724L

1.2 Device Feature Summary

Device	VDS Sensing	CBC	AIO7/8/9 S&H	WWDT	nBRAKE/nDRVDIS	AIO3/5 Special Mode
PAC55710	YES	YES	YES	YES	NO	NO
PAC55711	YES	YES	YES	YES	YES	YES
PAC55712	YES	YES	YES	YES	NO	NO
PAC55713	YES	YES	YES	YES	YES	YES
PAC55723	NO	YES	YES	YES	NO	NO
PAC55724	NO	YES	YES	YES	NO	NO

2 STYLE AND FORMATTING CONVENTIONS

This chapter describes the formatting and styles used throughout this document.

2.1 Number Representation

Numbers other than decimal will have a postfix indicator. All numbers use little endian formatting, with the most significant bit/digit to the left. Digits for binary and hexadecimal representation are grouped with a single space every four digits to improve readability. Binary numbers use “b” as a postfix and hexadecimal numbers use “h” as a postfix.

For example, 1011b binary = Bh hexadecimal = 11 decimal.


2.2 Formatting Styles

TYPE	EXAMPLE	DESCRIPTION
Register Name	RTCCTL	Register names use a capital letter and boldface type.
Register Bit(s)	RTCCTL.RTCCLKDIV	Register bits are always represented with the register name separated with a period.
Function selected by register bit(s)	[RTCCTL.RTCCLKDIV]	Within text blocks, functions selected with a register bit setting are set in brackets. For example [RTCCTL.RTCCLKDIV] means divider settings /2 to /65536.
Pin Function	PA5	Pin functions use capital letters
Internal signals	<i>PWMA3</i>	Internal signals use <i>italicized</i> font.
Formulas	CLK = FCLK / DIV	Formulas use monospaced text.
Links	Link	Hyperlinks are <u>underlined and blue</u> .
CPU Mnemonic	MRS	CPU Mnemonic uses monospaced text.
Operands	{ <i>Rd</i> , }, <i>Rn</i> , <i>Rm</i>	Operands use <i>monospaced italic</i> text.
Code examples	b loopA	Code examples use monospaced text.

3 ARCHITECTURAL BLOCK DIAGRAM


Below is an architecture block diagram of the PAC55710/12 devices with VDS Sensing but no nBRAKE/nDRVDIS functionality.

Figure 3-1 PAC55710/12 Architectural Block Diagram




Below is an architecture block diagram of the PAC55711/13 devices with VDS Sensing and nBRAKE/nDRVDIS functionality.

Figure 3-2 PAC55711/13 Architectural Block Diagram




Below is an architecture block diagram of the PAC55723 device, pin to pin compatible with PAC5523 while adding new features such as improved gate drive, lower Hibernate current, AIO7/8/9 Sample and Hold, etc..

Figure 3-3 PAC55723 Architectural Block Diagram



Below is an architecture block diagram of the PAC55724 device, pin to pin compatible with PAC5524 while adding new features such as improved gate drive, lower Hibernate current, AIO7/8/9 Sample and Hold, etc..

Figure 3-4 PAC55724 Architectural Block Diagram




4 ANALOG REGISTER ACCESS

4.1 Overview

All analog registers in the devices are accessible through a SOC bus in the device. Unlike registers in the MCU (SRAM and digital peripheral registers), these analog registers are not memory mapped.

The block diagram below shows the different system busses that the MCU uses to access the different system registers.

Figure 4-1 Device Register Access



The devices contains two register buses: the AHB bus and the APB bus.

The AHB bus allows the MCU and Debug Port access to FLASH and SRAM via the Memory Controller. To access other digital peripheral connected to the APB bus, there is a bridge from the AHB to the APB bus so that the MCU or Debug Port can perform memory-mapped register access to all digital peripherals. Some digital peripherals such as timers are flexibly connected to IO using the DPM bus.

To access the Analog peripherals, the USARTA SPI peripheral is used to generate read and write transactions to the Analog registers using the DPM and GPIOA.

4.2 Functional Description

External programming interfaces such as JTAG and SWD or the Arm® Cortex®-M4F MCU may perform memory-mapped accesses to USART A through the AHB and APB busses on the device.

USART A is a serial communication peripheral that supports a SPI-like protocol that can be used to communicate to the Analog Peripherals for read and write transactions. The Digital Peripheral MUX (DPM) may be configured to connect the USART A SPI signals to GPIO A, where they are connected to the Analog peripherals.

4.3 USART Configuration

USART A acts as a SPI bus master to communicate with the Analog Peripherals. The USART A signals that are used for this communication are:

- *USASCLK* – USART A SPI Clock
- *USAMOSI* – USART A Master-Out/Slave-In
- *USAMISO* – USART A Master-In/Slave-Out
- *USASS* – USART A Slave Select

In order to communicate with the Analog Peripherals, the USART A should have the following configuration:

- 8-bit mode
- SCLK active high
- CPH is sample/setup
- SS active low

When communicating with the Analog Peripherals, the maximum SCLK frequency is 25MHz.

4.4 Protocol

The protocol for communicating with the Analog Peripherals is a simple two-byte protocol.

The first byte is always the address, which includes a 7-bit address [7:1] and a write bit [0]. For write operations, the write bit [0] is set to 1b. For read operations, the write bit [0] is set to 0b.

For write operations, the 2nd byte will be the 8-bit data to write to the given address.

For read operations, the 2nd byte is ignored and MISO will contain the 8-bit data read from the given address.


4.5 Write Register Example

To write the **HPDAC** register (address 2Bh) with the value 28h, issue the following transactions to USART A:

- Write **SSPADAT** with the value 57h ($2Bh \ll 1 \mid 1b$ for write transaction)
- Write **SSPADAT** with the value 28h

The timing diagram from a write operation is shown below.

Figure 4-2 Analog Peripheral Register Write Timing




4.6 Read Register Example

To read the contents of the **HPDAC** register, issue the following transactions to USART A:

- Write **SSPADAT** with the value 56h (2Bh << 1 | 0b for read transaction)
- Write **SSPADAT** with a dummy character
- Read last data from MISO from **SSPADAT**, this is the register value

The timing diagram from a read operation is shown below.

Figure 4-3 Analog Peripheral Register Read Timing



For more information on how to configure the DPM to support the USART A peripheral for communicating with the Analog Registers, see the PAC55XX Family User Guide.

5 Device IO


5.1 Overview

The Digital Peripheral MUX (DPM) on the PAC55XX family allows flexible assignment of peripheral functions to IO pins.

Each member of the family has a different set of IO pins that are available. It is important during application design that the designer consider the available IO pins to make sure the necessary peripherals will be available.

Below is a diagram of the GPIO and MUX structure.

Figure 5-1 GPIO and DPM Block Diagram



Each IO can be configured to select 1 of up to 8 digital peripheral signals. Some IOs also may be used as an ADC input. For information on how to configure the IO for each of these situations, see the PAC55XX Family User Guide.

The devices have the following IO pins available for application use:

Device	PORTA	PORTB	PORTC	PORTD	PORTE	PORTF	PORTG
PAC55710	PA[7:0] – Reserved for MMPM, ASPD, CAFE	PB[7:0] – Reserved for ASPD	PC[6:4]	N/A	PE[3:0]	PF[6:0]	N/A
PAC55711			PC[6:4]	N/A	PE[3:0]	PF[6:0]	N/A
PAC55712			PC[7:1]	PD[6:0]	PE[3:0]	PF[7:0]	PG[3:0]
PAC55713			PC[7:1]	PD[6:0]	PE[3:0]	PF[7:0]	PG[3:0]
PAC55723			PC[7:4]	N/A	PE[3:0]	PF[6:0]	N/A
PAC55724			PC[7:0]	PD[6:0]	PE[3:0]	PF[7:0]	PG[3:0]

5.2 ADC Channels

The ADC channels that are available on the devices are shown in the table below.

Table 5-1 ADC Input Pins

Device	ADC0	ADC1	ADC2	ADC3	ADC4	ADC5	ADC6	ADC7
PAC55710	PG7	N/A	N/A	N/A	PF4	PF5	PF6	N/A
PAC55711	PG7	N/A	N/A	N/A	PF4	PF5	PF6	N/A
PAC55712	PG7	PD3	PD2	PD1	PD0/PF4	PF5	PF6	PF7
PAC55713	PG7	PD3	PD2	PD1	PD0/PF4	PF5	PF6	PF7
PAC55723	PG7	N/A	N/A	N/A	PF4	PF5	PF6	N/A
PAC55724	PG7	PD3	PD2	PD1	PD0/PF4	PF5	PF6	PF7

5.3 Digital Peripheral Mux (DPM)

The digital peripheral functions that are available in the PAC55710/11 are shown below.

Table 5-2 PAC55710/11 Digital Peripheral Mux

PORT	Pin	GPIOxMUXS.Py							
		000b	001b	010b	011b	100b	101b	110b	111b
GPIOA	P0	GPIOA0							
	P1	GPIOA1	EMUXD						
	P2	GPIOA2	EMUXC						
	P3	GPIOA3	USASCLK	USBSCLK					
	P4	GPIOA4	USAMOSI	USBMOSI					
	P5	GPIOA5	USAMISO	USBMISO					
	P6	GPIOA6	USASS	USBSS					
	P7	GPIOA7							
GPIOB	P0	GPIOB0	TAPWM0	TBPWM0		TCPWM0	TDPWM0		
	P1	GPIOB1	TAPWM1	TBPWM1		TCPWM1	TDPWM1		
	P2	GPIOB2	TAPWM2	TBPWM2		TCPWM2	TDPWM2		
	P4	GPIOB4	TAPWM4	TBPWM4		TCPWM4	TDPWM4		
	P5	GPIOB5	TAPWM5	TBPWM5		TCPWM5	TDPWM5		
	P6	GPIOB6	TAPWM6	TBPWM6		TCPWM6	TDPWM6		
GPIOC	P4	GPIOC4	TBPWM4	TCPWM4	TCIDX	USBMOSI	USCCLK	CANRXD	I2CSCL
	P5	GPIOC5	TBPWM5	TCPWM5	TCPHA	USBMISO	USCSS	CANTXD	I2CSDA
	P6	GPIOC6	TBPWM6	TCPWM6	TCPHB	USBSCLK	USCMOSI		EMUXD
GPIOE	P0	GPIOE0	TCPWM4	TDPWM0	TAIDX	TBIDX	USCCLK	I2CSCL	EMUXC
	P1	GPIOE1	TCPWM5	TDPWM1	TAPHA	TBPHA	USCSS	I2CSDA	EMUXD
	P2	GPIOE2	TCPWM6	TDPWM2	TAPHB	TBPHB	USCMOSI	CANRXD	EXTCLK
	P3	GPIOE3	TCPWM7	TDPWM3	FRCLK		USCMISO	CANTXD	
GPIOF	P0	GPIOF0	TCPWM0	TDPWM0	TMS/SWDCLK	TBIDX	USBSCLK	TRACECLK	
	P1	GPIOF1	TCPWM1	TDPWM1	TMS/SWDIO	TBPHA	USBSS	TRACED0	
	P2	GPIOF2	TCPWM2	TDPWM2	TDI	TBPHB	USBMOSI	TRACED1	
	P3	GPIOF3	TCPWM3	TDPWM3	TDO	FRCLK	USBMISO	TRACED2	
	P4	GPIOF4	TCPWM4	TDPWM4		TCIDX	USDCLK	TRACED3	EMUXC
	P5	GPIOF5	TCPWM5	TDPWM5		TCPHA	USDSS		EMUXD
	P6	GPIOF6	TCPWM6	TDPWM6		TCPHB	USDMOSI	CANRXD	I2CSCL

For more information on how to configure the Digital Peripheral Mux (DPM) for the devices, see the PAC55XX Family User Guide.

The digital peripheral functions that are available in the PAC55712/13 are shown below.

Table 5-3 PAC55712/13 Digital Peripheral Mux

PORT	Pin	GPIOxMUXS.Py							
		000b	001b	010b	011b	100b	101b	110b	111b
GPIOA	P0	GPIOA0							
	P1	GPIOA1	EMUXD						
	P2	GPIOA2	EMUXC						
	P3	GPIOA3	USASCLK	USBSCLK					
	P4	GPIOA4	USAMOSI	USBMOSI					
	P5	GPIOA5	USAMISO	USBMISO					
	P6	GPIOA6	USASS	USBSS					
	P7	GPIOA7							
GPIOB	P0	GPIOB0	TAPWM0	TBPWM0		TCPWM0	TDPWM0		
	P1	GPIOB1	TAPWM1	TBPWM1		TCPWM1	TDPWM1		
	P2	GPIOB2	TAPWM2	TBPWM2		TCPWM2	TDPWM2		
	P4	GPIOB4	TAPWM4	TBPWM4		TCPWM4	TDPWM4		
	P5	GPIOB5	TAPWM5	TBPWM5		TCPWM5	TDPWM5		
	P6	GPIOB6	TAPWM6	TBPWM6		TCPWM6	TDPWM6		
GPIOC	P1	GPIOC1	TBPWM1	TCPWM1	TBQEPPHA	USBMISO	USCSS	CANTXD	I2CSDA
	P2	GPIOC2	TBPWM2	TCPWM2	TBQEPPHB	USBSCLK	USCMOSI		EMUXD
	P3	GPIOC3	TBPWM3	TCPWM3		USBSS	USCMISO		EMUXC
	P4	GPIOC4	TBPWM4	TCPWM4	TCQEPPHA	USBMOSI	USCCLK	CANRXD	I2CSCL
	P5	GPIOC5	TBPWM5	TCPWM5	TCQEPPHA	USBMISO	USCSS	CANTXD	I2CSDA
	P6	GPIOC6	TBPWM6	TCPWM6	TCQEPPHB	USBSCLK	USCMOSI		EMUXD
	P7	GPIOC7	TBPWM7	TCPWM7		USBSS	USCMISO	FRCLK	EMUXC
GPIOD	P0	GPIOD0	TBPWM0	TCPWM0	TDQEPPHA		USCCLK	CANTXD	EMUXD
	P1	GPIOD1	TBPWM1	TCPWM1	TDQEPPHA		USCSS	CANRXD	EMUXC
	P2	GPIOD2	TBPWM2	TCPWM2	TDQEPPHB		USCMOSI		
	P3	GPIOD3	TBPWM3	TCPWM3			USCMISO	FRCLK	TRACED3
	P4	GPIOD4	TBPWM4	TCPWM4	TDQEPPHA	TBQEPPHA	USDCLK	TRACED3	USDMOSI
	P5	GPIOD5	TBPWM5	TCPWM5	TDQEPPHA	TBQEPPHA	USDSS	CANRXD	USDMISO

	P6	GPIOD6	TBPWM6	TCPWM6	TDQEPPHB	TBQEPPHB	USDMOSI	CANTXD	I2CSDA
GPIOE	P0	GPIOE0	TCPWM4	TDPWM0	TAQEPIIDX	TBQEPIIDX	USCSCLK	I2CSCL	EMUXC
	P1	GPIOE1	TCPWM5	TDPWM1	TAQEPPHA	TBQEPPHA	USCSS	I2CSDA	EMUXD
	P2	GPIOE2	TCPWM6	TDPWM2	TAQEPPHB	TBQEPPHB	USCMOSI	CANRXD	EXTCLK
	P3	GPIOE3	TCPWM7	TDPWM3	FRCLK		USCMISO	CANTXD	
GPIOF	P0	GPIOF0	TCPWM0	TDPWM0	TMS/SWDCLK	TBQEPIIDX	USBCLK	TRACECLK	
	P1	GPIOF1	TCPWM1	TDPWM1	TMS/SWDIO	TBQEPPHA	USBSS	TRACED0	
	P2	GPIOF2	TCPWM2	TDPWM2	TDI	TBQEPPHB	USBMOSI	TRACED1	
	P3	GPIOF3	TCPWM3	TDPWM3	TDO	FRCLK	USBMISO	TRACED2	
	P4	GPIOF4	TCPWM4	TDPWM4		TCQEPIIDX	USDCLK	TRACED3	EMUXC
	P5	GPIOF5	TCPWM5	TDPWM5		TCQEPPHA	USDSS		EMUXD
	P6	GPIOF6	TCPWM6	TDPWM6		TCQEPPHB	USDMOSI	CANRXD	I2CSCL
	P7	GPIOF7	TCPWM7	TDPWM7			USDMISO	CANTXD	I2CSDA
GPIOG	P0	GPIOG0	TCPWM0	TDPWM0	EMUXC		USDCLK	TRACECLK	TCQEPIIDX
	P1	GPIOG1	TCPWM1	TDPWM1	EMUXD		USDSS	TRACED0	TCQEPPHA
	P2	GPIOG2	TCPWM2	TDPWM2	FRCLK		USDMOSI	TRACED1	TCQEPPHB
	P3	GPIOG3	TCPWM3	TDPWM3			USDMISO	TRACED2	

For more information on how to configure the Digital Peripheral Mux (DPM) for the devices, see the PAC55XX Family User Guide.

The digital peripheral functions that are available in the PAC55723 are shown below.

Table 5-4 PAC55723 Digital Peripheral Mux

PORT	Pin	GPIOxMUXS.Py							
		000b	001b	010b	011b	100b	101b	110b	111b
GPIOA	P0	GPIOA0							
	P1	GPIOA1	EMUXD						
	P2	GPIOA2	EMUXC						
	P3	GPIOA3	USASCLK	USBCLK					
	P4	GPIOA4	USAMOSI	USBMOSI					
	P5	GPIOA5	USAMISO	USBMISO					
	P6	GPIOA6	USASS	USBSS					
	P7	GPIOA7							
GPIOB	P0	GPIOB0	TAPWM0	TBPWM0		TCPWM0	TDPWM0		
	P1	GPIOB1	TAPWM1	TBPWM1		TCPWM1	TDPWM1		
	P2	GPIOB2	TAPWM2	TBPWM2		TCPWM2	TDPWM2		
	P4	GPIOB4	TAPWM4	TBPWM4		TCPWM4	TDPWM4		
	P5	GPIOB5	TAPWM5	TBPWM5		TCPWM5	TDPWM5		
	P6	GPIOB6	TAPWM6	TBPWM6		TCPWM6	TDPWM6		
GPIOC	P4	GPIOC4	TBPWM4	TCPWM4	TCIDX	USBMOSI	USCCLK	CANRXD	I2CSCL
	P5	GPIOC5	TBPWM5	TCPWM5	TCPHA	USBMISO	USCSS	CANTXD	I2CSDA
	P6	GPIOC6	TBPWM6	TCPWM6	TCPHB	USBCLK	USCMOSI		EMUXD
	P7	GPIOC7	TBPWM7	TCPWM7		USBSS	USCMISO	FRCLK	EMUXC
GPIOE	P0	GPIOE0	TCPWM4	TDPWM0	TAIDX	TBIDX	USCCLK	I2CSCL	EMUXC
	P1	GPIOE1	TCPWM5	TDPWM1	TAPHA	TBPHA	USCSS	I2CSDA	EMUXD
	P2	GPIOE2	TCPWM6	TDPWM2	TAPHB	TBPHB	USCMOSI	CANRXD	EXTCLK
	P3	GPIOE3	TCPWM7	TDPWM3	FRCLK		USCMISO	CANTXD	
GPIOF	P0	GPIOF0	TCPWM0	TDPWM0	TMS/SWDCLK	TBIDX	USBCLK	TRACECLK	
	P1	GPIOF1	TCPWM1	TDPWM1	TMS/SWDIO	TBPHA	USBSS	TRACED0	
	P2	GPIOF2	TCPWM2	TDPWM2	TDI	TBPHB	USBMOSI	TRACED1	
	P3	GPIOF3	TCPWM3	TDPWM3	TDO	FRCLK	USBMISO	TRACED2	
	P4	GPIOF4	TCPWM4	TDPWM4		TCIDX	USDCLK	TRACED3	EMUXC
	P5	GPIOF5	TCPWM5	TDPWM5		TCPHA	USDSS		EMUXD
	P6	GPIOF6	TCPWM6	TDPWM6		TCPHB	USDMOSI	CANRXD	I2CSCL

For more information on how to configure the Digital Peripheral Mux (DPM) for the devices, see the PAC55XX Family User Guide.

The digital peripheral functions that are available in the PAC55724 are shown below.

Table 5-5 PAC55724 Digital Peripheral Mux

PORT	Pin	GPIOxMUXS.Py							
		000b	001b	010b	011b	100b	101b	110b	111b
GPIOA	P0	GPIOA0							
	P1	GPIOA1	EMUXD						
	P2	GPIOA2	EMUXC						
	P3	GPIOA3	USASCLK	USBSCLK					
	P4	GPIOA4	USAMOSI	USBMOSI					
	P5	GPIOA5	USAMISO	USBMISO					
	P6	GPIOA6	USASS	USBSS					
	P7	GPIOA7							
GPIOB	P0	GPIOB0	TAPWM0	TBPWM0		TCPWM0	TDPWM0		
	P1	GPIOB1	TAPWM1	TBPWM1		TCPWM1	TDPWM1		
	P2	GPIOB2	TAPWM2	TBPWM2		TCPWM2	TDPWM2		
	P4	GPIOB4	TAPWM4	TBPWM4		TCPWM4	TDPWM4		
	P5	GPIOB5	TAPWM5	TBPWM5		TCPWM5	TDPWM5		
	P6	GPIOB6	TAPWM6	TBPWM6		TCPWM6	TDPWM6		
GPIOC	P0	GPIOC0	TBPWM0	TCPWM0	TBQEPIDX	USBMOSI	USCSCLK	CANRXD	I2CSCL
	P1	GPIOC1	TBPWM1	TCPWM1	TBQEPPHA	USBMISO	USCSS	CANTXD	I2CSDA
	P2	GPIOC2	TBPWM2	TCPWM2	TBQEPPHB	USBSCLK	USCMOSI		EMUXD
	P3	GPIOC3	TBPWM3	TCPWM3		USBSS	USCMISO		EMUXC
	P4	GPIOC4	TBPWM4	TCPWM4	TCQEPIDX	USBMOSI	USCSCLK	CANRXD	I2CSCL
	P5	GPIOC5	TBPWM5	TCPWM5	TCQEPPHA	USBMISO	USCSS	CANTXD	I2CSDA
	P6	GPIOC6	TBPWM6	TCPWM6	TCQEPPHB	USBSCLK	USCMOSI		EMUXD
	P7	GPIOC7	TBPWM7	TCPWM7		USBSS	USCMISO	FRCLK	EMUXC
GPIOD	P0	GPIOD0	TBPWM0	TCPWM0	TDQEPIDX		USCSCLK	CANTXD	EMUXD
	P1	GPIOD1	TBPWM1	TCPWM1	TDQEPPHA		USCSS	CANRXD	EMUXC
	P2	GPIOD2	TBPWM2	TCPWM2	TDQEPPHB		USCMOSI		
	P3	GPIOD3	TBPWM3	TCPWM3			USCMISO	FRCLK	TRACED3
	P4	GPIOD4	TBPWM4	TCPWM4	TDQEPIDX	TBQEPIDX	USDCLK	TRACED3	USDMOSI
	P5	GPIOD5	TBPWM5	TCPWM5	TDQEPPHA	TBQEPPHA	USDSS	CANRXD	USDMISO
	P6	GPIOD6	TBPWM6	TCPWM6	TDQEPPHB	TBQEPPHB	USDMOSI	CANTXD	I2CSDA

GPIOE	P0	GPIOE0	TCPWM4	TDPWM0	TAQEPIDX	TBQEPIDX	USCSCLK	I2CSCL	EMUXC
	P1	GPIOE1	TCPWM5	TDPWM1	TAQEPPHA	TBQEPPHA	USCSS	I2CSDA	EMUXD
	P2	GPIOE2	TCPWM6	TDPWM2	TAQEPPHB	TBQEPPHB	USCMOSI	CANRXD	EXTCLK
	P3	GPIOE3	TCPWM7	TDPWM3	FRCLK		USCMISO	CANTXD	
GPIOF	P0	GPIOF0	TCPWM0	TDPWM0	TMS/SWDCLK	TBQEPIDX	USBCLK	TRACECLK	
	P1	GPIOF1	TCPWM1	TDPWM1	TMS/SWDIO	TBQEPPHA	USBSS	TRACED0	
	P2	GPIOF2	TCPWM2	TDPWM2	TDI	TBQEPPHB	USBMOSI	TRACED1	
	P3	GPIOF3	TCPWM3	TDPWM3	TDO	FRCLK	USBMISO	TRACED2	
	P4	GPIOF4	TCPWM4	TDPWM4		TCQEPIDX	USDCLK	TRACED3	EMUXC
	P5	GPIOF5	TCPWM5	TDPWM5		TCQEPPHA	USDSS		EMUXD
	P6	GPIOF6	TCPWM6	TDPWM6		TCQEPPHB	USDMOSI	CANRXD	I2CSCL
	P7	GPIOF7	TCPWM7	TDPWM7			USDMISO	CANTXD	I2CSDA
GPIOG	P0	GPIOG0	TCPWM0	TDPWM0	EMUXC		USDCLK	TRACECLK	TCQEPIDX
	P1	GPIOG1	TCPWM1	TDPWM1	EMUXD		USDSS	TRACED0	TCQEPPHA
	P2	GPIOG2	TCPWM2	TDPWM2	FRCLK		USDMOSI	TRACED1	TCQEPPHB
	P3	GPIOG3	TCPWM3	TDPWM3			USDMISO	TRACED2	

For more information on how to configure the Digital Peripheral Mux (DPM) for the devices, see the PAC55XX Family User Guide.

6 MULTI-MODE POWER MANAGER

6.1 Overview


The Multi-Mode Power Manager is optimized to efficiently provide “all-in-one” power management required by the PAC and associated application circuitry. It incorporates a dedicated multi-mode switching supply (MMSS) controller operable as a buck or SEPIC converter to efficiently convert power from a DC input source to generate a main supply output V_P . Four linear regulators provide V_{SYS} , V_{CCIO} , V_{CC33} , and V_{CORE} supplies for 5V system, 3.3V I/O, 3.3V mixed signal, and 1.2V microcontroller core circuitry. The power manager also handles system functions including internal reference generation, timers, hibernate mode management, and power and temperature monitoring.

6.2 Features

- Multi-mode switching supply controller configurable as Buck or SEPIC
- DC supply up to 70V input
- Direct DC input of up to 20V with no DC/DC
- 4 linear regulators with power and hibernate management, including V_{REF} for ADC
- Power and temperature monitor, warning, and fault detection

6.3 System Block Diagram

Figure 6-1 MMPM System Block Diagram



6.4 Register Summary

Table 6-1 MMPM Register Summary

ADDRESS	REGISTER	DESCRIPTION	RESET
00h	SYSSTAT	System Status	00h
01h	RSTSTAT	Reset Status	00h
10h	PWRCTL	Power Manager Control	00h
11h	PWRSTAT	Power Manager Status	00h
12h	PWRSET	Power Manager Setting	00h
14h	SCFG	Switching Supply Configuration	00h
15h	SCFG2	Switching Supply Configuration 2	Varies

6.5 Register Detail

6.5.1 SYSSTAT

Register 6-1SYSSTAT (Analog System Status, SOC 00h)

BITS	NAME	ACCESS	RESET	DESCRIPTION
7	PBSTAT	RW	0x0	Push button status. When not masked, bit set on interrupt and cleared when written to 1b. When masked, bit is transparent.
6	TMPWARN	R	0x0	Temperature warning to indicate the temperature is over 140°C. When TMPWARN is not masked, this bit is latch when temperature is out of valid range and cleared when bit is read. When masked, bit is transparent.
5:4	VTHREF	RW	0x0	Programmable threshold voltage. Used for AMP6 through AMP9 in comparator mode. 00b: 0.1V 01b: 0.2V 10b: 0.5V 11b: 1.25V
3	EMUXSYNCER	W1C	0x0	EMUX Synchronization Error. When PWRSET.EMUXSYNCEREN = 1, this bit is set on EMUX SPI not correctly synchronized, and cleared when written to 1b. In addition to this bit being set, an nRQ1 is triggered.
2	nPBMSK	RW	0x0	Push-button interrupt mask (active low). 0b: masked 1b: not masked
1	FLTM	RW	0x0	Fault mask (active high). Set to 1b to mask temperature fault. 0b: not masked 1b: masked Note: Regardless of the bit setting, the thermal shutdown protection will always get activated and will place device in hibernate.
0	nINTM	RW	0x0	Interrupt mask (active low). Temperature warning will trigger the interrupt. 0b: masked 1b: not masked

6.5.2 RSTSTAT

Register 6-2 RSTSTAT (Reset Status, SOC 01h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:6	Reserved	R	0x0	Reserved
5	PORST	R	0x0	Power on reset indication. Bit is cleared when any other reset occurs.
4	PBRST	R	0x0	Reset caused by a Push Button reset. Clear by writing PWRSTAT.HWRSTAT with 1.
3	WDTRST	R	0x0	Reset caused by Watchdog timer. Clear by writing PWRSTAT.WDTRSTAT with 1.
2	FLTRST	R	0x0	Reset caused by power or temperature fault indicated by PWRSTAT[5:0]. Clear by writing respective PWRSTAT[5:0] bit with 1.
1	SOFRST	W1C	0x0	Reset caused by Software Reset. Write 1 to clear.
0	HIBRST	W1C	0x0	Reset caused by Hibernate Wake-Up. Write 1 to clear.

6.5.3 PWRCTL

Register 6-3 PWRCTL (Power Manager Control, 10h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	HIB	RW	0x0	Hibernate mode. This bit is cleared and power up sequence is initiated after the wake up timer delay or external event. 0b: normal 1b: shutdown mode
6	MCUALIVE	RW	0x0	Micro-controller alive flag. Bit that MCU can set in the Power Manager to indicate that it has already initialized itself. Can be used by MCU to detect that it has been reset by the AFE. The convention is for the MCU to write this bit to 1b on initialization of the AFE, and test that it is not 1 during start-up.
5:3	PWRMON	RW	0x0	Power monitor select. Selects the voltage signal for power monitoring at A/D converter on AB11: 000b: V _{CORE} 001b: V _{CC33} scaled by 4/10 010b: V _{CCIO} scaled by 4/10 011b: V _{SYS} scaled by 4/10 100b: V _{REGO} scaled by 1/10 101b: V _P scaled by 1/10 110b: V _{HM} scaled by 1/30 111b: V _{COMP} internal error amplifier output
2:0	WUTIMER	RW	0x0	Wake-up timer delay. 000b: infinite 001b: 125ms 010b: 250ms 011b: 500ms 100b: 1s 101b: 2s 110b: 4s 111b: 8s

6.5.4 PWRSTAT

Register 6-4 PWRSTAT (Power Manager Status, 11h, Persistent in Hibernate Mode)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	HWRSTAT	W1C	-	Hardware reset status. Set by a push button (PB) reset, Write 1 to clear.
6	WDTRSTAT	W1C	-	Watchdog timer reset status. Set by an AFE Windowed Watchdog Timer reset. Write 1 to clear.
5	MMSSFLT	W1C	-	Multi-mode switching supply fault status. Write 1 to clear.
4	TMPFLT	W1C	-	Temperature fault status. Write 1 to clear.
3	VSYSFLT	W1C	-	V _{SYS} fault status. Write 1 to clear.
2	VCCIOFLT	W1C	-	V _{CCIO} fault status. Write 1 to clear.
1	VCC33FLT	W1C	-	V _{CC33} fault status. Write 1 to clear.
0	VCOREFLT	W1C	-	V _{CORE} fault status. Write 1 to clear.

6.5.5 PWRSET

Register 6-5 PWRSET (Power Manager Setting, 12h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	UNLOCK	RW	0x0	Unlock SCFG and SCFG2 registers: Write to 1b to enable writing to SCFG and SCFG2 . 0b: SCFG/SCFG2 locked 1b: SCFG/SCFG2 unlocked
6	nSU	RW	0x0	Start-up bit. This bit is cleared to 0b on power-on reset by the device. This bit will retain its state during hibernate mode if the power supply on VHM remains on. This bit may be used by firmware to indicate if power-up is through power-on reset or hibernate if the user sets it to 1b before entering hibernate mode.
5	VPLOW	W1C	0x0	V _p low status. When not masked by nVPINTM, bit is set on interrupt and cleared when written to 1b.
4	EMUXSYNCEREN	RW	0x0	EMUX Synchronization Error Enable. If enabled and a sync error occurs on the EMUX, it will set the flag bit SYSSTAT.EMUXSYNCER and trigger nIRQ1. 0b: Disabled 1b: Enabled
3	nVPINTM	RW	0x0	V _p low interrupt mask (active low). 0b: mask 1b: not masked
2	If PAC55710/12/23/24 Reserved If PAC55711/13 SRST	RW	0x0	Soft reset. Write to 1b to assert nRST to reset MCU. 0b: normal 1b: reset
1	Reserved	RW	0x0	Reserved, write to 0
0	PBEN	RW	0x0	Push button enable. 0b: disabled 1b: enabled

6.5.6 SCFG

Register 6-6 SCFG (Switching Supply Configuration, 14h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	If PAC55710/12/23/24 SRST If PAC55711/13 Reserved	RW	0x0	Soft reset. Write to 1b to assert nRST to reset MCU. 0b: normal 1b: reset
6	Reserved	RW	0x0	Reserved, write to 0x0
5	VCLAMPSEL	RW	0x0	V _{HM} voltage clamp selection. 0b: VHM clamp enabled 1b: VHM clamp disabled
4	FMODE	RW	0x0	SMPS Frequency mode. 0b: low frequency range (45kHz to 125kHz) 1b: high frequency range (181kHz to 500kHz) This bit is locked when PWRCTL.MCUALIVE = 1.
3:1	FSWM	RW	0x0	SMPS Switching frequency. FMODE = 0b FMODE = 1b 000b: 45kHz 000b: 181kHz 001b: 50kHz 001b: 200kHz 010b: 55kHz 010b: 220kHz 011b: 62.5kHz 011b: 250kHz 100b: 72.25kHz 100b: 289kHz 101b: 82.5kHz 101b: 330kHz 110b: 100kHz 110b: 400kHz 111b: 125kHz 111b: 500kHz This bit is locked when PWRCTL.MCUALIVE = 1
0	DMAX	RW	0x0	Maximum duty. 0b: 500ns minimum off time 1b: 75% maximum duty

Note: This register is locked until **PWRSET.UNLOCK** has been written to 1b. For PAC55711/13, this register will be re-locked when the gate drivers are enabled by writing **DRVCTL.DRVEN** to 1b and then unlocked again following a Power On Reset (POR).

6.5.8 SCFG2

Register 6-7 SCFG2 (Switching Supply Configuration 2, 15h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:6	VP	RW	11b	VP voltage setting when DC/DC is enabled. 00b: Reserved 01b: 9V 10b: 12V 11b: 15V
5	SMPSOFF	RW	0	DC/DC enable configuration: 0b: DC/DC enabled 1b: DC/DC disabled
4	VSYS CURLMT	RW	0	VSYS Current Limit Setting. 0b: 300mA 1b: 450mA
3	TRST	RW	0	Reset time after POR for MCU: 0b: 1ms 1b: 32ms
2	Reserved	RW	0	Reserved, write to 0x0
1	VSYS PD	RW	1	VSYS Pulldown Resistor Setting. 0b: Pulldown Disabled 1b: When VSYS is disabled, a 2kΩ pulldown to GND will be activated
0	TDB	RW	0	Push-button de-bouncing timer. 0b: 16ms 1b: 32ms

Note: This register is locked until **PWRSET.UNLOCK** has been written to 1b. For PAC55711/13, this register will be re-locked when the gate drivers are enabled by writing **DRVCTL.DRVEN** to 1b and then unlocked again following a Power On Reset (POR).

7 CONFIGURABLE ANALOG FRONT-END

7.1 Overview


The devices include a Configurable Analog Front End accessible through 10 analog and I/O pins. These pins can be configured to form flexible interconnected circuitry made up of 3 differential programmable gain amplifiers, up to 6 single-ended programmable gain amplifiers, 4 general purpose comparators, 3 phase comparators, 10 protection comparators, and one analog buffer output. These pins can also be programmed as analog feed-through pins, or as analog front end I/O pins that can function as digital inputs or digital open-drain outputs. The PAC proprietary configurable analog signal matrix (CASM) and configurable digital signal matrix (CDSM) allow real time asynchronous analog and digital signals to be routed in flexible circuit connections for different applications. A push button function is provided for optional push button on, hibernate, and off power management function.

7.2 Features

- 10 Analog Front-End IO pins
- 3 Differential Programmable Gain Amplifiers
- Up to 6 Single-ended Programmable Gain Amplifiers
 - 2 additional Gain Amplifiers when AIO32 and AIO54 are not used as differential amplifiers.
 - AIO7, AIO8, AIO9 Analog Sample and Hold when in Gain Amplifier Mode
- Programmable Over-Current Protection
- 10 Comparators
- 2 DACs (10-bit and 8-bit)
- Integrated BEMF comparator mode with virtual center-tap
- Integrated BEMF phase to phase comparator
- Programmable comparator hysteresis and blanking time

7.3 System Block Diagram

Figure 7-1 CAFE System Block Diagram



7.4 Functional Description

7.4.1 Enabling the CAFE

Before the CAFE sub-system can be signal sampling, it must be enabled.

To enable this sub-system, set **SMCTL.SMEN** to 1b.

7.4.2 Integrated Temperature Sensor

The devices contain an integrated temperature sensor that can be sampled on the AB10 analog bus. To read the temperature, sample this ADC channel and convert the ADC counts to °C using the following formula:

$$^{\circ}\text{C} = ((\text{ADC counts} - \mathbf{TTEMPS}) \gg 1) + \mathbf{FTTEMP}.$$

The variables **TTEMPS** and **FTTEMP** can be found in INFO-1 memory.


For more information on these variables, see the PAC55XX Family User Guide.

7.5 AIO10

AIO10 may be configured as digital inputs or as a differential amplifier with protection.

7.5.1 System Block Diagram

Figure 7-2 AIO10 Block Diagram



7.5.2 AIO0 IO Mode

To configure AIO0 to be digital input, set **CFGAI00.MODE10** to 00b and set **CFGAI00.OPT0** to 00b. The state of the input may be read from **AIOIN0.DIN0**.

To configure AIO0 as an open drain output, set **CFGAI00.MODE10** to 00b and **CFGAI00.OPT0** to 10b. Set **CFGAI00.MUX0** to 00b to MUX the output state from **AIOOUT0.DOUT0**. **CFGAI00.MUX0** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO0 between the IO and MUX0, use **AIO0CFG.POL0**.

7.5.3 AIO1 IO Mode

To configure AIO1 to be digital input, set **CFGAI00.MODE10** to 00b and set **CFGAI01.OPT1** to 00b. The state of the input may be read from **AIOIN0.DIN1**.

To configure AIO1 as an open drain output, set **CFGAI00.MODE10** to 00b and **CFGAI01.OPT1** to 10b. Set **CFGAI01.MUX1** to 00b to MUX the output state from **AIOIN0.DIN1**. **CFGAI01.MUX1** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO1 between the IO and MUX1, use **CFGAI01.POL1**.

7.5.4 AIO10 Differential Amplifier Mode

To configure AIO10 for Differential Amplifier Mode, set **CFGAI00.MODE10** = 10b.

The gain of the differential amplifier may be set between 1X to 48X using **CFGAI00.GAIN10**.

When in Differential Amplifier mode, the reference may be set to either VSSA or VREF/2. To configure the reference use **AIO1CFG.OS10EN**. To short the input of the differential amplifier to allow reading of the amplifier offset, set **AIO1CFG.CAL10EN** to 1b.

7.5.5 AIO10 Protection

When AIO10 is in Differential Amplifier mode (**AIO0CFG.MODE10** = 10b), the high-side protection comparator HP10 and the low-side protection comparator LP10 are also active. These protection comparators may be configured to disable the high-side or low-side gate drivers in the Application Specific Power Drivers™ (ASPD) block.

7.5.6 HP10 Protection Comparator

The HP10 comparator takes the AIO1 voltage referenced to VSSA and compares it against the HPDAC voltage. The 8-bit HPDAC is programmable using **HPDAC**.

The HP10 comparator blanking times may be configured to 1μs, 2μs, 4μs or disabled by using **CFGAI01.HP10OPT**. The HP10 comparator hysteresis may be enabled by setting **SMCFG.HPROTHYS** to 1b.

The output of the HP10 comparator may be configured to trigger protection signal PR1 using **CFGAI01.HP10PR1EN** and PR2 by using **CFGAI01.HP10PR2EN**.

The output of HP10 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.HP10INTEN**. The interrupt status may be observed with **PROTINT.HP10INT**.

7.5.7 LP10 Protection Comparator

The LP10 comparator takes the output of the differential amplifier and compares it against the LPDAC voltage. The 10-bit LPDAC is programmable with **LPDAC0** and **LPDAC1**.

The LP10 comparator blanking times may be configured to 1 μ s, 2 μ s, 4 μ s or disabled by using **CFGAI00.LP10OPT**. The LP10 comparator hysteresis may be enabled by setting **SMCFG.LPROTHYS** to 1b.

The output of the LP10 comparator may be configured to trigger protection signal PR1 using **CFGAI01.LP10PR1EN** and PR2 using **CFGAI01.LP10PR2EN**.

The output of LP10 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.LP10INTEN**. The interrupt status may be observed with **PROTINT.LP10INT**.


7.6 AIO32

On PAC55710/12/23/24 devices, AIO32 may be configured as a digital IO, differential amplifier pair with additional protection, or a digital IO and single ended gain amplifier pair.

On PAC55711/13 devices, AIO2 has been repurposed as a dedicated nBRAKE pin, and AIO3 operates as a high impedance single ended gain amplifier.

7.6.1 System Block Diagram

Figure 7-3 AIO32 Block Diagram



7.6.2 AIO2 IO Mode

To configure AIO2 to be digital input, set **CFGAI02.MODE32** to 00b and set **CFGAI02.OPT2** to 00b. The state of the input may be read from **AIOIN0.DIN2**.

To configure AIO2 as an open drain output, set **CFGAI02.MODE32** to 00b and **CFGAI02.OPT2** to 10b. Set **CFGAI02.MUX2** to 00b to MUX the output state from **AIOOUT0.DOUT2**. **CFGAI02.MUX2** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO2 between the IO and MUX2, use **CFGAI02.POL2**.

7.6.3 AIO3 IO Mode

To configure AIO3 to be digital input, set **CFGAI02.MODE32** to 00b and set **CFGAI03.OPT3** to 00b. The state of the input may be read from **AIO1IN.DIN3**.

To configure AIO3 as an open drain output, set **CFGAI02.MODE32** to 00b and **CFGAI03.OPT3** to 10b. Set **CFGAI03.MUX3** to 00b to MUX the output state from **AIOOUT0.DOUT3**. **CFGAI03.MUX3** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO3 between the IO and MUX3, use **CFGAI03.POL3**.

7.6.4 AIO32 Differential Amplifier Mode

To configure AIO32 for Differential Amplifier Mode, set **CFGAI02.MODE32** = 10b.

The gain of the differential amplifier may be set between 1X to 48X using **CFGAI02.GAIN32**.

When in Differential Amplifier mode, the reference may be set to either VSSA or VREF/2. To configure the reference use **CFGAI03.OS32EN**. To short the input of the differential amplifier to allow reading of the amplifier offset, set **CFGAI03.CAL32EN** to 1b.

7.6.5 AIO32 Protection

When AIO32 is in Differential Amplifier mode (**CFGAI02.MODE32** = 10b), the high-side protection comparator HP32 and the low-side protection comparator LP32 are also active. These protection comparators may be configured to disable the high-side or low-side gate drivers in the Application Specific Power Drivers™ (ASPD) block.

7.6.6 HP32 Protection Comparator

The HP32 comparator takes the AIO3 voltage referenced to VSSA and compares it against the HPDAC voltage. The 8-bit HPDAC is programmable using **HPDAC**.

The HP32 comparator blanking times may be configured to 1μs, 2μs, 4μs or disabled by using **CFGAI03.HP32OPT**. The HP32 comparator hysteresis may be enabled by setting **SMCFG.HPROTHYS** to 1b.

The output of the HP32 comparator may be configured to trigger protection signal PR1 using **CFGAI03.HP32PR1EN** and PR2 using **CFGAI03.HP32PR2EN**.

The output of HP32 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.HP32INTEN**. The interrupt status may be observed with **PROTINT.HP32INT**.

7.6.7 LP32 Protection Comparator

The LP32 comparator takes the output of the differential amplifier and compares it against the LPDAC voltage. The 10-bit LPDAC is programmable with **LPDAC0** and **LPDAC1**.

The LP32 comparator blanking times may be configured to 1μs, 2μs, 4μs or disabled by using **CFGAI02.LP32OPT**. The LP32 comparator hysteresis may be enabled by setting **SMCFG.LPROTHYS** to 1b.

The output of the LP32 comparator may be configured to trigger protection signal PR1 using **CFGAI03.LP32PR1EN** and PR2 using **CFGAI03.LP32PR2EN**.

The output of LP32 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.LP32INTEN**. The interrupt status may be observed with **PROTINT.LP32INT**.

7.6.8 AIO2, AIO3 IO/Amplifier Mode

Set **SOC.CFGAIO2.MODE32** = 10b to use AIO2 as a digital input/output and AIO3 as a high impedance single ended gain amplifier.

7.6.9 AIO2 IO

Set **SOC.CFGAIO2.OPT2** = 00b to use AIO2 as input. The input state can be read at **SOC.AIOIN0.DIN2**.

Set **SOC.CFGAIO2.OPT2** = 10b to use AIO2 as open drain output. Set **SOC.CFGAIO2.MUX2** = 00b to MUX the output state from **SOC.AIOOUT0.DOUT2**. Use **SOC.CFGAIO2.MUX2** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

7.6.10 AIO2 Polarity

Use **SOC.CFGAIO2.POL2** to set logic polarity of the signal between AIO2 input/output and MUX2.

7.6.11 AIO3 Gain

Set **SOC.CFGAIO3.GAIN3** to set to gain between 1x to 48x.


7.7 AIO54

On PAC55710/12/23/24 devices, AIO54 may be configured as a digital IO, differential amplifier pair with additional protection, or a digital IO and single ended gain amplifier pair.

On PAC55711/13 devices, AIO4 has been repurposed as a dedicated nDRVDIS pin, and AIO3 operates as a high impedance single ended gain amplifier.

7.7.1 System Block Diagram

Figure 7-4 AIO54 Block Diagram



7.7.2 AIO4 IO Mode

To configure AIO4 to be digital input, set **CFGAI04.MODE54** to 00b and set **CFGAI04.OPT4** to 00b. The state of the input may be read from **AIO0IN.DIN4**.

To configure AIO4 as an open drain output, set **CFGAI04.MODE54** to 00b and **CFGAI04.OPT4** to 10b. Set **CFGAI04.MUX4** to 00b to MUX the output state from **AIOOUT0.DOUT4**. **CFGAI04.MUX4** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO4 between the IO and MUX2, use **CFGAI04.POL4**.

7.7.3 AIO5 IO Mode

To configure AIO5 to be digital input, set **CFGAI04.MODE54** to 00b and set **CFGAI05.OPT5** to 00b. The state of the input may be read from **AIO1IN.AIO5DIN**.

To configure AIO5 as an open drain output, set **CFGAI05.MODE54** to 00b and **CFGAI05.OPT5** to 10b. Set **CFGAI05.MUX5** to 00b to MUX the output state from **AIOOUT0.DOUT5**. **CFGAI05.MUX5** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO5 between the IO and MUX5, use **CFGAI05.POL5**.

7.7.4 AIO54 Differential Amplifier Mode

To configure AIO54 for Differential Amplifier Mode, set **CFGAI04.MODE54** = 10b.

The gain of the differential amplifier may be set between 1X to 48X using **CFGAI05.GAIN54**.

When in Differential Amplifier mode, the reference may be set to either VSSA or VREF/2. To configure the reference use **CFGAI05.OS54EN**. To short the input of the differential amplifier to allow reading of the amplifier offset, set **CFGAI05.CAL54EN** to 1b.

7.7.5 AIO54 Protection

When AIO54 is in Differential Amplifier mode (**CFGAI04.MODE54** = 10b), the high-side protection comparator HP54 and the low-side protection comparator LP54 are also active. These protection comparators may be configured to disable the high-side or low-side gate drivers in the Application Specific Power Drivers™ (ASPD) block.

7.7.6 HP54 Protection Comparator

The HP54 comparator takes the AIO5 voltage referenced to VSSA and compares it against the HPDAC voltage. The 8-bit HPDAC is programmable using **HPDAC**.

The HP54 comparator blanking times may be configured to 1μs, 2μs, 4μs or disabled by using **CFGAI05.HP54OPT**. The HP54 comparator hysteresis may be enabled by setting **SMCFG.HPROTHYS** to 1b.

The output of the HP54 comparator may be configured to trigger protection signal PR1 using **CFGAI05.HP54PR1EN** and PR2 using **CFGAI05.HP54PR2EN**.

The output of HP54 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.HP54INTEN**. The interrupt status may be observed with **PROTINT.HP54INT**.

7.7.7 LP54 Protection Comparator

The LP54 comparator takes the output of the differential amplifier and compares it against the LPDAC voltage. The 10-bit LPDAC is programmable with **LPDAC0** and **LPDAC1**.

The LP54 comparator blanking times may be configured to 1 μ s, 2 μ s, 4 μ s or disabled by using **CFGAI04.LP54OPT**. The LP54 comparator hysteresis may be enabled by setting **SMCFG.LPROTHYS** to 1b.

The output of the LP54 comparator may be configured to trigger protection signal PR1 using **CFGAI05.LP54PR1EN** and PR2 using **CFGAI05.LP54PR2EN**.

The output of LP54 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.LP54INTEN**. The interrupt status may be observed with **PROTINT.LP54INT**.

7.7.8 AIO5, AIO4 IO/Amplifier Mode

Set **SOC.CFGAIO4.MODE54** = 10b to use AIO4 as a digital input and AIO5 as a single ended amplifier.

7.7.9 AIO4 IO

Set **SOC.CFGAIO4.OPT4** = 00b to use AIO4 as input. The input state can be read at **SOC.AIOIN0.DIN4**.

Set **SOC.CFGAIO4.OPT4** = 10b to use AIO4 as open drain output. Set **SOC.CFGAIO4.MUX4** = 00b to MUX the output state from **SOC.AIOOUT0.DOUT4**. Use **SOC.CFGAIO4.MUX4** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

7.7.10 AIO4 Polarity

Use **SOC.CFGAIO4.POL4** to set logic polarity of the signal between AIO2 input/output and MUX2.

7.7.11 AIO3 Gain


Set **SOC.CFGAIO5.GAIN5** to set to gain between 1x to 48x.

7.8 AIO6

AIO6 may be configured as a digital input, single-ended programmable gain amplifier, comparator, output from analog ABUS or as a push-button input to wake up the device from total hibernate mode.

7.8.1 System Block Diagram

Figure 7-5 AIO6 System Block Diagram



7.8.2 AIO6 IO Mode

To configure AIO6 for IO mode, set **PWRSET.PBEN** to 0b and **CFGAI06.MODE6** to 00b.

To use AIO6 as a digital input, set **CFGAI06.OPT6** to 00b. The digital input state may be read from **AIOIN1.DIN6**.

To use AIO6 as an open-drain output, set **CFGAI06.OPT6** to 10b. Set **CFGAI06.MUX6** to 00b to MUX the output state from **AIOOUT1.DOUT6**. Use **CFGAI06.MUX6** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

To generate an interrupt on nIRQ2 on an AIO6 low to high transition, set **AIOINTEN.AIO6REINTEN** to 1b.

To generate an interrupt on nIRQ2 on an AIO6 high-to-low transition, set **AIOINTEN.AIO6FEINTEN** to 1b.

To set the polarity between AIO6 and MUX6 when in IO mode, use **CFGAI06.POL6**.

7.8.3 AIO6 Gain Amplifier Mode

To configure AIO6 for gain amplifier mode, set **PWRSET.PBEN** to 0b and **CFGAI06.MODE6** to 01b.

In this mode, the gain of the amplifier can be set between 1X and 48X. To set the gain, set **CFGAI06.GAIN6** to the desired value. To switch the output of the amplifier to analog channel AB1 to AB7 on the ABUS, set **CFGAI06.MUX6** to the desired channel.

7.8.4 AIO6 Comparator Mode

To configure AIO6 for comparator mode, set **PWRSET.PBEN** to 0b and **CFGAI06.MODE6** to 10b.

In this mode, the comparator hysteresis may be enabled by setting **SMCFG.AIO6HYS** to 1b, and disabled by writing this field to 0b.

The compare value of this comparator can be set to AB1, AB2, AB3 or VTHREF. To select the compare value, set **CFGAI06.OPT6**. The VTHREF may be set by using **SYSSTAT.VTHREF**.

The output polarity of the comparator may be set by setting **CFGAI06.POL6** to the desired value.

The output of the comparator may be configured by setting the **CFGAI06.MUX6**. The output can be set to DB1 to DB7 or to **AIOIN1.DIN6**.

7.8.5 AIO6 Special Mode

In special mode, AIO6 can output a buffered signal from the internal ABUS AB1 to AB7. To configure AIO6 for special mode, set **PWRSET.PBEN** to 0b and **CFGAI06.MODE6** to 11b.

To set the ABUS channel output to AIO6, use **CFGAI06.MUX6**. To set the ADMUX output to AB7, set **CFGAI06.ADMUX**. To swap the random offset of the buffer for calibration, use **CFGAI06.SWAP**.

7.8.6 AIO6 Push-Button Mode

AIO6 can be used as a push-button input to exit the system from hibernate mode. To configure AIO6 for push-button input mode, set **PWRSET.PBEN** to 1b. When in hibernate mode, AIO6 has a weak pull-up.

To enable the nIRQ interrupt, set **PWRSTAT.PBINTEN** to 1b. **PWRSTAT.PBINT** may be used to monitor the interrupt status. To clear the interrupt, write **PWRSTAT.PBINT** to 1b.

The push-button de-bouncing period may be set by unlocking the **SCFG2** register (write **PWRSET.UNLOCK** to 1b) and then by setting **SCFG2.TDB** to the de-bouncing period (16ms or 32ms).

If the AIO6 push-button mode is active during hibernate mode, if AIO6 is pulled low for the de-bouncing period then **PWRCTL.HIB** is cleared and the device powers up.

During normal operation, the system may enter hibernate mode when AIO6 is pulled low for the de-bouncing period. The system can also be put into hibernate mode by setting **PWRCTL.HIB** to 1b.


Push-button mode also has a hard-reset function. If AIO6 is pulled low for more than 8 seconds, the reset signal will be asserted and the MCU will perform a reset. The **PWRSTAT.HWRESET** bit will be set to indicate this condition.

7.9 AIO7

AIO7 may be configured as a digital input, single-ended programmable gain amplifier, comparator or output from analog ABUS.

7.9.1 System Block Diagram

Figure 7-6 AIO7 System Block Diagram



7.9.2 AIO7 IO Mode

To configure AIO7 for as a digital input, set **CFGAI07.MODE7** to 00b and set **CFGAI07.OPT7** to 00b. The digital input state may be read from **AIOIN1.DIN7**.

To configure AIO7 as an open-drain output, set **CFGAI07.MODE7** to 00b and set **CFGAI07.OPT7** to 10b. Set **CFGAI07.MUX7** to 00b to MUX the output state from **AIOOUT1.DOUT7**. Use **CFGAI07.MUX7** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

To generate an interrupt on nIRQ2 on an AIO7 low to high transition, set **AIOINTEN.AIO7REINTEN** to 1b.

To generate an interrupt on nIRQ2 on an AIO7 high-to-low transition, set **AIOINTEN.AIO7FEINTEN** to 1b.

To set the polarity between AIO7 and MUX7 when in IO mode, use **CFGAI07.POL7**.

7.9.3 AIO7 Gain Amplifier Mode

To configure AIO7 for gain amplifier mode, set **CFGAI07.MODE7** to 01b.

In this mode, the gain of the amplifier can be set between 1X and 48X. To set the gain, set **CFGAI07.GAIN7** to the desired value. To switch the output of the amplifier to analog channel AB1 to AB7 on the ABUS, set **CFGAI07.MUX7** to the desired channel.

7.9.4 AIO7 Comparator Mode

To configure AIO7 for comparator mode, set **CFGAI07.MODE7** to 10b.

In this mode, the comparator hysteresis may be enabled by setting **SMCFG.AIO7HYS** to 1b, and disabled by writing this field to 0b.

The compare value of this comparator can be set to AB1, AB2, AB3 or VTHREF. To select the compare value, set **CFGAI07.OPT7**. The VTHREF may be set by using **SYSSTAT.VTHREF**.

The output polarity of the comparator may be set by setting **CFGAI07.POL7** to the desired value.

The output of the comparator may be configured by setting the **CFGAI07.MUX7**. The output can be set to DB1 to DB7 or to **AIOIN1.DIN7**.

7.9.5 AIO7 Special Mode

In special mode, the AIO7 comparator is enabled. To configure AIO7 for special mode, set **CFGAI07.MODE7** to 11b.

In special mode, AIO7 allows the user to configure bi-directional asymmetric comparator hysteresis. See the section below for more information.

The user may set the AIO7 comparator input to AB1, AB2, AB3 or VTHREF. The user may also use the comparator for phase to phase comparisons by setting the comparator input to AIO8 or AIO9. The user may configure the comparator input by setting **SOC.CFGAIO7.OPT7** to the desired value.

In special mode, AIO7 allows the user to configure the comparator star point.

Set **CFGAI09.MODE9[0]** to 1b to connect AIO7, AIO8 and AIO9 to AB1 with a 100kOhm resistor to create a star point reference for the comparator.

Set **CFGAI09.MODE9[0]** to 0b to set the AB1 reference to come from AIO6 in amplifier mode. To set AIO6 to amplifier mode, set **CFGAI06.MODE6** to 01b and **CFGAI06.GAIN6** to 000b for direct mode, and **CFGAI06.MUX6** to 1b.

To read the voltage on AIO7, set **CFGAI09.MODE9[1]** to 1b. This setting will MUX AIO7 to AB7 with 40% attenuation so the ADC can read the AIO7 voltage.

To read the comparator output for AIO7, AIO8 or AIO9 for position (POS), set **CFGAI09.OPT9** to the desired value.

The AIO7 Sample and Hold (S/H) bypass may be configured as well. To bypass the POS S/H, set **CFGAI08.OPT8[1]** to 0b. To use POS S/H for use with the EMUX, set **CFGAI08.OPT8[0]** to the 1b.

To select the POS or nIRQ2 output, set the **CFGAI08.OPT8[0]** to the desired value.

When configured in special mode, the user may select the comparator input using a MUX by writing the **CFGAI07.MUX** field. The table below shows the comparator input selections that may be used.

Table 7-1 AIO7 Special Mode Comparator Input Selections

CFGAI07.MODE	AIO Mode	CFGAI07.MUX	Comparator Input MUX Select	Function
11b	Special Mode	000b	VTHREF	Fixed Threshold
		001b	AB1	Virtual Center-tap for BEMF Zero-Cross
		010b	AB2	
		011b	AB3	
		100b	AIO8	Phase to phase
		101b	AIO9	Phase to phase
		110b	RFU	
		111b	RFU	

The user may configure the comparator hysteresis separately for rising and falling hysteresis as shown in the table below.

Table 7-2 AIO7 Phase to Phase Comparator Hysteresis Configuration


SPECFG2.HYSAIO7	SIGSET.HYSMODE	Rising Hysteresis	Falling Hysteresis
0000b	0b	0 mV	0 mV
0001b		0 mV	10 mV
0010b		0 mV	20 mV
0011b		0 mV	40 mV
0100b		10 mV	0 mV
0101b		10 mV	10 mV
0110b		10 mV	20 mV
0111b		10 mV	40 mV
1000b		20 mV	0 mV
1001b		20 mV	10 mV
1010b		20 mV	20 mV
1011b		20 mV	40 mV
1100b		40 mV	0 mV
1101b		40 mV	10 mV
1110b		40 mV	20 mV
1111b		40 mV	40 mV
0000b	1b	0 mV	0 mV
0001b		0 mV	35 mV
0010b		0 mV	70 mV
0011b		0 mV	140 mV
0100b		35 mV	0 mV
0101b		35 mV	35 mV
0110b		35 mV	70 mV
0111b		35 mV	140 mV
1000b		70 mV	0 mV
1001b		70 mV	35 mV
1010b		70 mV	70 mV
1011b		70 mV	140 mV
1100b		140 mV	0 mV
1101b		140 mV	35 mV
1110b		140 mV	70 mV
1111b		140 mV	140 mV

7.10 AIO8

AIO8 may be configured as a digital input, single-ended programmable gain amplifier, comparator or output from analog ABUS.

7.10.1 System Block Diagram

Figure 7-7 AIO8 System Block Diagram



7.10.2 AIO8 IO Mode

To configure AIO8 for as a digital input, set **CFGAI08.MODE8** to 00b and set **CFGAI08.OPT8** to 00b. The digital input state may be read from **AIOIN1.DIN8**.

To configure AIO8 as an open-drain output, set **CFGAI08.MODE8** to 00b and set **CFGAI08.OPT8** to 10b. Set **CFGAI08.MUX8** to 00b to MUX the output state from **AIOOUT1.DOUT8**. Use **CFGAI08.MUX8** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

To generate an interrupt on nIRQ2 on an AIO8 low to high transition, set **AIOINTEN.AIO8REINTEN** to 1b.

To generate an interrupt on nIRQ2 on an AIO8 high-to-low transition, set **AIOINTEN.AIO8FEINTEN** to 1b.

To set the polarity between AIO8 and MUX8 when in IO mode, use **CFGAI08.POL8**.

7.10.3 AIO8 Gain Amplifier Mode

To configure AIO8 for gain amplifier mode, set **CFGAI08.MODE8** to 01b.

In this mode, the gain of the amplifier can be set between 1X and 48X. To set the gain, set **CFGAI08.GAIN8** to the desired value. To switch the output of the amplifier to analog channel AB1 to AB7 on the ABUS, set **CFGAI08.MUX8** to the desired channel.

7.10.4 AIO8 Comparator Mode

To configure AIO8 for comparator mode, set **CFGAI08.MODE8** to 10b.

In this mode, the comparator hysteresis may be enabled by setting **SMCFG.AIO8HYS** to 1b, and disabled by writing this field to 0b.

The compare value of this comparator can be set to AB1, AB2, AB3 or VTHREF. To select the compare value, set **CFGAI08.OPT8**. The VTHREF may be set by using **SYSSTAT.VTHREF**.

The output polarity of the comparator may be set by setting **CFGAI08.POL8** to the desired value.

The output of the comparator may be configured by setting the **CFGAI08.MUX8**. The output can be set to DB1 to DB7 or to **AIOIN1.DIN8**.

7.10.5 AIO8 Special Mode

In special mode, the AIO8 comparator is enabled. To configure AIO8 for special mode, set **CFGAI08.MODE8** to 11b.

To enable AIO8 comparator hysteresis, set **SMCFG.AIO8HYS** to 1b. To configure the compare value for the comparator to AB1, AB2 or AB3 use **CFGAI07.OPT7**.

In special mode, AIO8 allows the user to configure the comparator start point.

Set **CFGAIO9.MODE9[0]** to 1b to connect AIO7, AIO8 and AIO9 to AB1 with a 100kOhm resistor to create a star point reference for the comparator.

Set **CFGAIO9.MODE9[0]** to 0b to set the AB1 reference to come from AIO6 in amplifier mode. To set AIO6 to amplifier mode, set **CFGAIO6.MODE6** to 01b and **CFGAIO6.GAIN6** to 000b for direct mode, and **CFGAIO6.MUX6** to 1b.

To read the voltage on AIO8, set **CFGAIO9.MODE9[1]** to 1b. This setting will MUX AIO8 to AB8 with 40% attenuation so the ADC can read the AIO8 voltage.

To read the comparator output for AIO7, AIO8 or AIO9 for position (POS), set **CFGAIO9.OPT9** to the desired value.

The AIO8 Sample and Hold (S/H) bypass may be configured as well. To bypass the POS S/H, set **CFGAIO8.OPT8[1]** to 0b. To use POS S/H for use with the EMUX, set **CFGAIO8.OPT8[0]** to the 1b.

To select the POS or nLRQ2 output, set the **CFGAIO8.OPT8[0]** to the desired value.

When configured in special mode, the user may select the comparator input using a MUX by writing the **CFGAIO8.MUX** field. The table below shows the comparator input selections that may be used.

Table 7-3 AIO7 Special Mode Comparator Input Selections

AIO8CFG.MODE	AIO Mode	AIO8CFG.MUX	Comparator Input MUX Select	Function
11b	Special Mode	000b	VTHREF	Fixed Threshold
		001b	AB1	Virtual Center-tap for BEMF Zero-Cross
		010b	AB2	
		011b	AB3	
		100b	AIO7	Phase to phase
		101b	AIO9	Phase to phase
		110b	RFU	
		111b	RFU	

The user may configure the comparator hysteresis separately for rising and falling hysteresis as shown in the table below.

Table 7-4 AIO8 Phase to Phase Comparator Hysteresis Configuration


SPECFG1.HYSAIO8	SIGSET.HYSMODE	Rising Hysteresis	Falling Hysteresis
0000b	0b	0 mV	0 mV
0001b		0 mV	10 mV
0010b		0 mV	20 mV
0011b		0 mV	40 mV
0100b		10 mV	0 mV
0101b		10 mV	10 mV
0110b		10 mV	20 mV
0111b		10 mV	40 mV
1000b		20 mV	0 mV
1001b		20 mV	10 mV
1010b		20 mV	20 mV
1011b		20 mV	40 mV
1100b		40 mV	0 mV
1101b		40 mV	10 mV
1110b		40 mV	20 mV
1111b		40 mV	40 mV
0000b	1b	0 mV	0 mV
0001b		0 mV	35 mV
0010b		0 mV	70 mV
0011b		0 mV	140 mV
0100b		35 mV	0 mV
0101b		35 mV	35 mV
0110b		35 mV	70 mV
0111b		35 mV	140 mV
1000b		70 mV	0 mV
1001b		70 mV	35 mV
1010b		70 mV	70 mV
1011b		70 mV	140 mV
1100b		140 mV	0 mV
1101b		140 mV	35 mV
1110b		140 mV	70 mV
1111b		140 mV	140 mV

7.11 AIO9

AIO9 may be configured as a digital input, single-ended programmable gain amplifier, comparator or output from analog ABUS.

7.11.1 System Block Diagram

Figure 7-8 AIO9 System Block Diagram



7.11.2 AIO9 IO Mode

To configure AIO9 for as a digital input, set **CFGAI09.MODE9** to 00b and set **CFGAI09.OPT9** to 00b. The digital input state may be read from **AIOIN1.DIN9**.

To configure AIO9 as an open-drain output, set **CFGAI09.MODE9** to 00b and set **CFGAI09.OPT9** to 10b. Set **CFGAI09.MUX9** to 00b to MUX the output state from **AIOOUT1.DOUT9**. Use **CFGAI09.MUX9** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

To generate an interrupt on nIRQ2 on an AIO9 low to high transition, set **AIOINTEN.AIO9REINTEN** to 1b.

To generate an interrupt on nIRQ2 on an AIO9 high-to-low transition, set **AIOINTEN.AIO9FEINTEN** to 1b.

To set the polarity between AIO9 and MUX9 when in IO mode, use **CFGAI09.POL9**.

7.11.3 AIO9 Gain Amplifier Mode

To configure AIO9 for gain amplifier mode, set **CFGAI09.MODE9** to 01b.

In this mode, the gain of the amplifier can be set between 1X and 48X. To set the gain, set **CFGAI09.GAIN9** to the desired value. To switch the output of the amplifier to analog channel AB1 to AB7 on the ABUS, set **CFGAI09.MUX9** to the desired channel.

7.11.4 AIO9 Comparator Mode

To configure AIO9 for comparator mode, set **CFGAI09.MODE9** to 10b.

In this mode, the comparator hysteresis may be enabled by setting **SMCFG.AIO9HYS** to 1b, and disabled by writing this field to 0b.

The compare value of this comparator can be set to AB1, AB2, AB3 or VTHREF. To select the compare value, set **CFGAI09.OPT9**. The VTHREF may be set by using **SYSSTAT.VTHREF**.

The output polarity of the comparator may be set by setting **CFGAI09.POL9** to the desired value.

The output of the comparator may be configured by setting the **CFGAI09.MUX9**. The output can be set to DB1 to DB7 or to **AIOIN1.DIN9**.

7.11.5 AIO9 Special Mode

In special mode, the AIO9 comparator is enabled. To configure AIO9 for special mode, set **CFGAI09.MODE9** to 11b.

To enable AIO9 comparator hysteresis, set **SMCFG.AIO9HYS** to 1b. To configure the compare value for the comparator to AB1, AB2 or AB3 use **CFGAI07.OPT7**.

In special mode, AIO9 allows the user to configure the comparator start point.

Set **CFGAI09.MODE9[0]** to 1b to connect AIO7, AIO8 and AIO9 to AB1 with a 100kOhm resistor to create a star point reference for the comparator.

Set **CFGAI09.MODE9[0]** to 0b to set the AB1 reference to come from AIO6 in amplifier mode. To set AIO6 to amplifier mode, set **CFGAI06.MODE6** to 01b and **CFGAI06.GAIN6** to 000b for direct mode, and **CFGAI06.MUX6** to 1b.

To read the voltage on AIO9, set **CFGAI09.MODE9[1]** to 1b. This setting will MUX AIO9 to AB9 with 40% attenuation so the ADC can read the AIO9 voltage.

To read the comparator output for AIO7, AIO8 or AIO9 for position (POS), set **CFGAI09.OPT9** to the desired value.

The AIO9 Sample and Hold (S/H) bypass may be configured as well. To bypass the POS S/H, set **CFGAI08.OPT8[1]** to 0b. To use POS S/H for use with the EMUX, set **CFGAI08.OPT8[0]** to the 1b.

To select the POS or nIRQ2 output, set the **CFGAI08.OPT8[0]** to the desired value.

When configured in special mode, the user may select the comparator input using a MUX by writing the AIO7CFG.MUX field. The table below shows the comparator input selections that may be used.

Table 7-5 AIO9 Special Mode Comparator Input Selections

CFGAI09.MODE	AIO Mode	CFGAI09.MUX	Comparator Input MUX Select	Function
11b	Special Mode	000b	VTHREF	Fixed Threshold
		001b	AB1	Virtual Center-tap for BEMF Zero-Cross
		010b	AB2	
		011b	AB3	
		100b	AIO7	Phase to phase
		101b	AIO8	Phase to phase
		110b	RFU	
		111b	RFU	

The user may configure the comparator hysteresis separately for rising and falling hysteresis as shown in the table below.

Table 7-6 AIO9 Phase to Phase Comparator Hysteresis Configuration


SPECFG1.HYSAIO9	SIGSET.HYSMODE	Rising Hysteresis	Falling Hysteresis
0000b	0b	0 mV	0 mV
0001b		0 mV	10 mV
0010b		0 mV	20 mV
0011b		0 mV	40 mV
0100b		10 mV	0 mV
0101b		10 mV	10 mV
0110b		10 mV	20 mV
0111b		10 mV	40 mV
1000b		20 mV	0 mV
1001b		20 mV	10 mV
1010b		20 mV	20 mV
1011b		20 mV	40 mV
1100b		40 mV	0 mV
1101b		40 mV	10 mV
1110b		40 mV	20 mV
1111b		40 mV	40 mV
0000b	1b	0 mV	0 mV
0001b		0 mV	35 mV
0010b		0 mV	70 mV
0011b		0 mV	140 mV
0100b		35 mV	0 mV
0101b		35 mV	35 mV
0110b		35 mV	70 mV
0111b		35 mV	140 mV
1000b		70 mV	0 mV
1001b		70 mV	35 mV
1010b		70 mV	70 mV
1011b		70 mV	140 mV
1100b		140 mV	0 mV
1101b		140 mV	35 mV
1110b		140 mV	70 mV
1111b		140 mV	140 mV

7.12 EMUX and ADMUX

The EMUX is a dedicated high-speed, low-latency serial interface to write the ADMUX register that controls the ADMUX, AIO789SH, and DAIO5H bits using the ADC DTSE sequencing engine.

7.12.1 System Block Diagram

Figure 7-9 EMUX and ADMUX System Block Diagram



7.12.2 EMUX

To enable the EMUX, set **ADCSCANCFG.SCANEN** to 1b. The EMUX can then write EMUX data to the ADMUX register as detailed below (see section 7.14.16 ADMUX Register).

Table 7-7 EMUX Message Format

BIT	NAME	DESCRIPTION
7:6	C[1:0]	Header, write to 01b
5	ASH	AIO789SH Engage 1b: Engage enabled ADCSCANCFG.AIOxSH S&Hs 0b: Sample signals
4	DASH	DAOSH Engage 1b: Engage S&H for enabled ADCSCANCFG.DAOxySH S&Hs 0b: Sample signals
3:0	MUX[3:0]	ADMUX (aka AFE MUX) Channel Selector: 1111b: VREF / 2 1110b: AB12 1101b: AB11 1100b: AB10 1011b: AB9 1010b: AB8 1001b: AB7 1000b: AB6 0111b: AB5 0110b: AB4 0101b: AB3 0100b: AB2 0011b: AB1 0010b: DAO54 0001b: DAO32 0000b: DAO10

The EMUX serial message is transmitted MSB first. The header (C1, C0) is fixed and needs to be written to 01b.


The **ADMUX.AIO789SH** bit in the ADMUX register is set based on the **ASH** bit in the EMUXDATA packet with the falling edge of the 3rd clock cycle.

The **ADMUX.DAOSH** bit in the ADMUX register is set based on the **DASH** bit in the EMUXDATA packet with the falling edge of the 4th clock cycle.

The ADMUX.MUXA in the ADMUX register is written at the falling edge of the 8th clock based on the data of bits 3:0 of the EMUXDATA packet.

See paragraph 7.14.16 ADMUX Register and paragraph 7.14.15 ADCSCANCFG Register for more details.

Figure 7-10 EMUX Timing Diagram



7.12.3 ADMUX

The ADMUX (aka AFE Mux) is a dedicated analog MUX in the CAFE that selects the analog signal sent to the MCU PG7/AD7 ADC input.

To set the channel on the ADMUX, use the **ADMUX** register. When the EMUX is enabled, the ADMUX can be controlled directly from the MCU ADC DTSE using EMUXDATA written by the EMUX serial I/F.

To enable the ADMUX buffer, set **ADCSCANCFG.ADCBUFEN** to 1b. To route the output of the ADMUX to AB7, set **AIO6CFG.ADMUX** to 1b.

7.13 Register Summary

Table 7-8 CAFE Register Summary

ADDRESS	REGISTER	DESCRIPTION	RESET
20h	CFGAI00	AIO0 Configuration	00h
21h	CFGAI01	AIO1 Configuration	00h
22h	CFGAI02	AIO2 Configuration	00h
23h	CFGAI03	AIO3 Configuration	00h
24h	CFGAI04	AIO4 Configuration	00h
25h	CFGAI05	AIO5 Configuration	00h
26h	CFGAI06	AIO6 Configuration	00h
27h	CFGAI07	AIO7 Configuration	00h
28h	CFGAI08	AIO8 Configuration	00h
29h	CFGAI09	AIO9 Configuration	00h
2Ah	SMCFG	Signal manager Configuration	00h
2Bh	HPDAC	High Protection Threshold	00h
2Ch	LPDAC0	Low Protection Threshold	00h
2Dh	LPDAC1	Low Protection Threshold	00h
2Eh	ADCSCANCFG	ADC Scan Control	00h
2Fh	ADMUX	ADC MUX Select	00h
30h	PROTINTEN	Protection Interrupt Enable	00h
31h	PROTINT	Protection Status	00h
32h	AIOOUT0	AIO[5:0] digital output control	00h
33h	AIOOUT1	AIO[9:6] digital output control	00h
34h	AIOIN0	AIO[5:0] digital input values	00h
35h	AIOIN1	AIO[9:6] digital input values	00h
36h	AIOINTEN	AIO[9:6] interrupt enable	00h
37h	AIOINT	AIO[9:6] interrupt flag	00h
38h	ENSIG	Signal Manager Control	00h
39h	SPECCFG1	AIO[9:8] Hysteresis Configuration	00h
3Ah	SPECCFG2	AIO7 Hysteresis and Blanking Time Configuration	00h

7.14 Register Detail

7.14.1 CFGAIO0

Register 7-1 CFGAIO0 (AIO0 Configuration, 20h)

BIT	ACCESS	RESET	IO MODE	DIFFAMP MODE
7:6	RW	00b	MODE10 Sets the mode for AIO1 & AIO0 00b	MODE10 Sets the mode for AIO1 & AIO0 01b
5	RW	0b	OPT0 AIO0 IO Setting: 00b: Input 01b: Reserved 10b: Open-drain output 11b: Reserved Input state available at AIOIN0.DIN0 Output state available at AIOOUT0.DOUT0	GAIN10 Differential amplifier gain setting: 000b: 1x 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x
4	RW	0b		
3	RW	0b	POLO If CFGAI00.OPT0 = 00b, AIO0 input polarity setting. If CFGAI00.OPT0 = 10b, AIO0 output polarity setting: 0b: active high 1b: active low	
2:0	RW	0b	MUX0 AIO0 Digital Output MUX setting: 000b: DOUT0 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	Reserved
	RW	0b		LPOPT10 LP10 Comparator option: 00b: LP10 comparator disabled 01b: LP10 comparator enabled with 1μs blanking time 10b: LP10 comparator enabled with 2μs blanking time 11b: LP10 comparator enabled with 4μs blanking time
	RW	0b		

7.14.2 CFGAIO1

Register 7-2 CFGAIO1 (AIO1 Configuration, 21h)

BIT	ACCESS	RESET	IO MODE	DIFFAMP MODE
7	RW	0b	Reserved	HP10PR1EN HPROT10 PR1 Protection enable: 0b: HP10 output to PR1 disabled 1b: HP10 output to PR1 enabled
6	RW	0b	Reserved	HP10PR2EN HPROT10 PR2 Protection enable: 0b: HP10 output to PR2 disabled 1b: HP10 output to PR2 enabled
5	RW	0b	OPT1 AIO1 IO Setting: 00b: Input 01b: Reserved 10b: Open-drain output 11b: Reserved Input state available at AIOIN0.DIN1 Output control available at AIOOUT0.DOUT1	LP10PR1EN LPROT10 PR1 Protection enable: 0b: LP10 output to PR1 disabled 1b: LP10 output to PR1 enabled
4	RW	0b		LP10PR2EN LPROT10 PR2 Protection enable: 0b: LP10 output to PR2 disabled 1b: LP10 output to PR2 enabled, input signal shifted by VREF/2
3	RW	0b	POL1 If CFGAI01.OPT1 = 00b, AIO1 input polarity setting. If CFGAI01.OPT1 = 10b, AIO1 output polarity setting: 0b: active high 1b: active low	OS10EN Differential Amplifier Offset : 0b: Offset disabled 1b: Offset enabled
2:0	RW	0b	MUX1 AIO1 Digital Output Mux Setting 000b: DOUT1 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	CAL10EN Differential Amplifier Offset Calibration: 0b: disabled 1b: enabled
	RW	0b		HP10OPT HP10 Comparator setting: 00b: HP10 comparator disabled 01b: HP10 comparator enabled with 1μs blanking time 10b: HP10 comparator enabled with 2μs blanking time 11b: HP10 comparator enabled with 4μs blanking time
	RW	0b		

7.14.3 CFGAIO2

Register 7-3 CFGAIO2 (AIO2 Configuration for PAC55710/12/23/24 not present on PAC55711/13, 22h)

BIT	RESET	IO MODE	DIFFAMP MODE	IO/Gain Amp Mode
7:6	00b	MODE32 Sets the mode for AIO3 & AIO2 00b	MODE32 Sets the mode for AIO3 & AIO2 01b	MODE32 Sets the mode for AIO3 & AIO2 10b
5	0b	OPT2 AIO2 IO Setting: 00b: Input 01b: Reserved 10b: Open-drain output 11b: Reserved	GAIN32 Differential amplifier gain setting: 000b: 1x 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	OPT2 : AIO2 IO Setting: 00b: Input 01b: Reserved 10b: Open-Drain Output 11b: Reserved
4	0b	Input state available at AIOIN0.DIN2 Output control available at AIOOUT0.DOUT2		Input state available at AIOIN0.DIN2 Output control available at AIOOUT0.DOUT2
3	0b	POL2 If CFGAI02.OPT2 = 00b, AIO2 input polarity setting. If CFGAI02.OPT2 = 10b, AIO2 output polarity setting: 0b: active high 1b: active low		POL2 If CFGAI02.OPT2 = 00b, AIO2 input polarity setting. If CFGAI02.OPT2 = 10b, AIO2 output polarity setting: 0b: active high 1b: active low
2:0	0b	MUX2 AIO2 Digital Output MUX setting: 000b: DOUT2 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	Reserved	MUX4 AIO2 Digital Output MUX setting: 000b: DOUT2 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7
	0b		LP32OPT LP32 Comparator option: 00b: LP32 comparator disabled 01b: LP32 comparator enabled with 1μs blanking time 10b: LP32 comparator enabled with 2μs blanking time 11b: LP32 comparator enabled with 4μs blanking time	
	0b			

NOTE: On PAC55711/13, AIO2 is dedicated to nBRAKE, and AIO3 is an input to a programmable gain amplifier.

7.14.4 CFGAIO3

Register 7-4 CFGAIO3 (AIO3 Configuration for PAC55710/12/23/24, 23h)

BIT	RESET	IO MODE	DIFFAMP MODE	IO/Gain Amp Mode
7	0b	Reserved	HP32PR1EN HPROT32 PR1 Protection enable: 0b: HP32 output to PR1 disabled 1b: HP32 output to PR1 enabled	Reserved
6	0b	Reserved	HP32PR2EN HPROT32 PR2 Protection enable: 0b: HP32 output to PR2 disabled 1b: HP32 output to PR2 enabled	
5	0b	OPT3 AIO3 IO Setting: 00b: Input 01b: Reserved 10b: Open-drain output 11b: Reserved	LP32PR1EN LPROT32 PR1 Protection enable: 0b: LP32 output to PR1 disabled 1b: LP32 output to PR1 enabled	
4	0b	Input state available at AIOIN0.DIN3 Output control available at AIOOUT0.DOUT3	LP32PR2EN LPROT32 PR2 Protection enable: 0b: LP32 output to PR2 disabled 1b: LP32 output to PR2 enabled	
3	0b	POL3 If CFGAI03.OPT3 = 00b, AIO3 input polarity setting. If CFGAI03.OPT3 = 10b, AIO3 output polarity setting: 0b: active high 1b: active low	OS32EN Differential Amplifier Offset: 0b: Offset disabled 1b: Offset enabled, input signal shifted by VREF/2	
2:0	0b	MUX3 AIO3 Digital Output Mux Setting	CAL32EN Differential Amplifier Offset Calibration: 0b: disabled 1b: enabled	GAIN3 Single Ended Amplifier Gain Setting: 000b: 1x 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x
	0b	000b: DOUT3 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	HP32OPT HP32 Comparator setting: 00b: HP32 comparator disabled 01b: HP32 comparator enabled with 1μs blanking time 10b: HP32 comparator enabled with 2μs blanking time 11b: HP32 comparator enabled with 4μs blanking time	
	0b			

NOTE: On PAC55711/13, AIO2 is dedicated to nBRAKE, and AIO3 is an input to a programmable gain amplifier. Refer to the table below.



Register 7-5 CFGAIO3 (AIO3 Configuration for PAC55711/13, 23h)

BIT	RESET	Gain Amp Mode
7:3	Reserved	Reserved
2:0	0b	GAIN5 High Impedance Single Ended Gain Amplifier Setting: 000b: 1x 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x
	0b	
	0b	

7.14.5 CFGAIO4

Register 7-6 CFGAIO4 (AIO4 Configuration for PAC55710/12/23/24 not present on PAC55711/13, 24h)

BIT	RESET	IO MODE	DIFFAMP MODE	IO/Gain Amp Mode
7:6	00b	MODE54 Sets the mode for AIO5/4 00b	MODE54 Sets the mode for AIO5/4 01b	MODE54 Sets the mode for AIO5/4 10b
5	0b	OPT4 AIO4 IO Setting: 00b: Input 01b: Reserved 10b: Open-drain output 11b: Reserved	GAIN54 Differential amplifier gain setting: 000b: 1x 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	OPT4 AIO4 IO Setting: 00b: Input 01b: Reserved 10b: Open-Drain Output 11b: Reserved
4	0b	Input state available at AIOIN0.DIN4 Output control available at AIOOUT0.DOUT4		Input state available at AIOIN0.DIN4 Output control available at AIOOUT0.DOUT4
3	0b	POL4 If CFGAI04.OPT4 = 00b, AIO4 input polarity setting. If CFGAI04.OPT4 = 10b, AIO4 output polarity setting: 0b: active high 1b: active low		If CFGAI04.OPT4 = 00b, AIO4 input polarity setting. If CFGAI04.OPT4 = 10b, AIO4 output polarity setting: 0b: active high 1b: active low
2:0	0b	MUX4 AIO4 Digital Output Mux Setting 000b: DOUT4 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	Reserved	MUX4 AIO4 Digital Output Mux Setting 000b: DOUT4 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7
	0b		LP54OPT LP54 Comparator option: 00b: LP54 comparator disabled 01b: LP54 comparator enabled with 1μs blanking time 10b: LP54 comparator enabled with 2μs blanking time 11b: LP54 comparator enabled with 4μs blanking time	
	0b			

NOTE: On PAC55711/13, AIO4 is dedicated to nDRVDIS, and AIO5 is an input to a programmable gain amplifier.

7.14.6 CFGAIO5

Register 7-7 CFGAIO5 (AIO5 Configuration for PAC55710/12/23/24, 25h)

BIT	RESET	IO MODE	DIFFAMP MODE	IO/Gain Amp Mode
7	0b	Reserved	HP54PR1EN HPROT54 PR1 Protection enable: 0b: HP54 output to PR1 disabled 1b: HP54 output to PR1 enabled	Reserved
6	0b	Reserved	HP54PR2EN HPROT54 PR2 Protection enable: 0b: HP54 output to PR2 disabled 1b: HP54 output to PR2 enabled	
5	0b	OPT5 AIO5 IO Setting: 00b: Input 01b: Reserved 10b: Open-drain output, 11b: Reserved	LP54PR1EN LPROT54 PR1 Protection enable: 0b: LP54 output to PR1 disabled 1b: LP54 output to PR1 enabled	
4	0b	Input state available at AIOIN0.DIN5 Output control available at AIOOUT0.DOUT5	LP54PR2EN LPROT54 PR2 Protection enable: 0b: LP54 output to PR2 disabled 1b: LP54 output to PR2 enabled	
3	0b	POL5 If CFGAI05.OPT5 = 00b, AIO5 input polarity setting. If CFGAI05.OPT5 = 10b, AIO5 output polarity setting: 0b: active high 1b: active low	OS54EN Differential Amplifier Offset: 0b: Offset disabled 1b: Offset enabled, input signal shifted by VREF/2	GAIN5
2:0	0b	MUX5 AIO5 Digital Output Mux Setting: 000b: DOUT5 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	CAL54EN Differential Amplifier Offset Calibration: 0b: disabled 1b: enabled	
	0b		HP54OPT HP54 Comparator option: 00b: HP54 comparator disabled 01b: HP54 comparator enabled with 1μs blanking time 10b: HP54 comparator enabled with 2μs blanking time 11b: HP54 comparator enabled with 4μs blanking time	
	0b			

NOTE: On PAC55711/13, AIO4 is dedicated to nDRVDIS, and AIO5 is an input to a programmable gain amplifier. Refer to the table below.



Register 7-8 CFGAIO5 (AIO5 Configuration for PAC55711/13, 25h)

BIT	RESET	Gain Amp Mode
7:3	Reserved	Reserved
2:0	0b	GAIN5 High Impedance Single Ended Gain Amplifier Setting: 000b: 1x 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x
	0b	
	0b	

7.14.7 CFGAIO6

Register 7-9 CFGAIO6 (AIO6 Configuration, 26h)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7:6	MODE6 00b	MODE6 01b	MODE6 10b	MODE6 11b
5	OPT6 AIO6 IO Setting: 00b: Input 01b: Reserved 10b: Open-drain output 11b: Reserved	GAIN6 Amplifier gain setting: 000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	OPT6 AIO6 Comparator Reference select: 00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	ADMUX ADMUX ADC output MUX: 0b: Do not MUX ADMUX output to AB7 1b: MUX ADMUX output to AB7
4	Input state available at AIOIN0.DIN6 Output control available at AIOOUT0.DOUT6			SWAP Buffer Swap: 0b: Do not swap buffer offset 1b: Swap buffer offset
3	POL6 If CFGAI06.OPT6 = 00b, AIO6 Input Polarity Setting. If CFGAI06.OPT6 = 10b, AIO6 Output Polarity Setting. 00b: active-high 01b: active-low		POL6 AIO6 Comparator output polarity setting: 0b: active-high 1b: active-low	Reserved, write to 0b
2:0	MUX6 Digital Output Mux Setting: 000b: DOUT6 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX6 Analog MUX Setting: 000b: AB6 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	MUX6 Send AIO6 comparator output state to internal digital bus and AIOIN1.DIN6 : 000b: DB6 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX6 Analog MUX Setting: 000b: AB6 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7

7.14.8 CFGAIO7

Register 7-10 CFGAIO7 (AIO7 Configuration, 27h)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7:6	MODE7 00b	MODE7 01b	MODE7 10b	MODE7 11b
5	OPT7 AIO7 IO Setting:	GAIN7 Amplifier gain setting: 000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	OPT7 AIO7 Comparator Reference select: 00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	Reserved, write as 0
4	00b: Input 01b: Reserved 10b: Open-drain output 11b: Reserved Input state available at AIOIN0.DIN7 Output control available at AIOOUT0.DOUT7			Reserved, write as 0
3	POL7 If CFGAI07.OPT7 = 00b, AIO6 Input Polarity Setting. If CFGAI07.OPT7 = 10b, AIO7 Output Polarity Setting. 00b: active-high 01b: active-low		POL7 AIO7 Comparator output polarity setting: 0b: active-high 1b: active-low	POL7 AIO7 Comparator output polarity setting: 0b: active-high 1b: active-low
2:0	MUX7 Digital Output Mux Setting: 000b: DOUT7 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX7 Analog MUX Setting: 000b: AB7 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	MUX7 Send AIO7 comparator output state to internal digital bus and AIOIN1.DIN7 : 000b: DB7 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX7 Special Mode Comparator Input MUX Selection: 000b: VTHREF 001b: AB1 (Virtual center-tap) 010b: AB2 011b: AB3 100b: AIO8 (Phase to phase) 101b: AIO9 (Phase to phase) 110b: RFU 111b: RFU

7.14.9 CFGAIO8

Register 7-11 CFGAIO8 (AIO8 Configuration, 28h)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7:6	MODE8 00b	MODE8 01b	MODE8 10b	MODE8 11b
5	OPT8 AIO8 IO Setting: 00b: Input 01b: Reserved 10b: Open-drain output 11b: Reserved	GAIN8 Amplifier gain setting: 000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	OPT8 AIO8 Comparator Reference select: 00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	OPT8[1] Comparator S/H output: 0b: raw comparator output 1b: S/H of raw comparator output
4	Input state available at AIOIN0.DIN8 Output control available at AIOOUT0.DOUT8			OPT8[0] Comparator output MUX: 0b: nIRQ2 (AIO6/7/8/9 interrupt) 1b: POS (BEMF detection)
3	POL8 If CFGAI08.OPT8 = 00b, AIO8 Input Polarity Setting. If CFGAI08.OPT8 = 10b, AIO8 Output Polarity Setting. 00b: active-high 01b: active-low		POL8 AIO8 Comparator output polarity setting: 0b: active-high 1b: active-low	POL8 AIO8 Comparator output polarity setting: 0b: active-high 1b: active-low
2:0	MUX8 Digital Output Mux Setting: 000b: DOUT8 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX8 Analog MUX Setting: 000b: AB8 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	MUX8 Send AIO8 comparator output state to internal digital bus and AIOIN1.DIN8 : 000b: DB8 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX8 Special Mode Comparator Input MUX Selection: 000b: VTHREF 001b: AB1 (Virtual center-tap) 010b: AB2 011b: AB3 100b: AIO7 (Phase to phase) 101b: AIO9 (Phase to phase) 110b: RFU 111b: RFU

7.14.10 CFGAIO9

Register 7-12 CFGAIO9 (AIO9 Configuration, 29h)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7:6	MODE9 00b	MODE9 01b	MODE9 10b	MODE9 11b
5	OPT9 AIO9 IO Setting: 00b: Input 01b: Reserved 10b: Open-drain output 11b: Reserved	GAIN9 Amplifier gain setting: 000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	OPT9 AIO9 Comparator Reference select: 00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	OPT9 AIO789 comparator output to POS: 00b: not connected 01b: MUX AIO7 comparator output to POS 10b: MUX AIO8 comparator output to POS 11b: MUX AIO9 comparator output to POS
4	Input state available at AIOIN0.DIN9 Output control available at AIOOUT0.DOUT9			
3	POL9 If CFGAI09.OPT9 = 00b, AIO9 Input Polarity Setting. If CFGAI09.OPT9 = 10b, AIO9 Output Polarity Setting. 00b: active-high 01b: active-low		POL9 AIO9 Comparator output polarity setting: 0b: active-high 1b: active-low	POL9 AIO9 Comparator output polarity setting: 0b: active-high 1b: active-low
2:0	MUX9 Digital Output MUX Setting: 000b: DOUT9 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX9 Analog MUX Setting: 000b: AB9 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	MUX9 Send AIO9 comparator output state to internal digital bus and AIOIN1.DIN9 : 000b: DB9 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX9 Special Mode Comparator Input MUX Selection: 000b: VTHREF 001b: AB1 (Virtual center-tap) 010b: AB2 011b: AB3 100b: AIO7 (Phase to phase) 101b: AIO8 (Phase to phase) 110b: RFU 111b: RFU

7.14.11 SMCFG

Register 7-13 SMCFG (Signal Manager Configuration, 2Ah)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	HYSMODE	RW	0b	Hysteresis mode
6:5	BLANKMODE	RW	0b	BEMF Comparator Blanking Mode: 00b: Disabled 01b: Leading Edge Blanking 10b: Trailing Edge Blanking 11b: Lead and Trailing Edge Blanking
4	AIO6HYS	RW	0b	AIO6 Comparator Hysteresis. 1b: Comparator Hysteresis enabled 0b: Comparator Hysteresis disabled
3	HPROTHYS	RW	0b	HPx Hysteresis. 1b: Comparator Hysteresis enabled 0b: Comparator Hysteresis disabled
2	LPROTHYS	RW	0b	LPx Hysteresis. 1b: Comparator Hysteresis enabled 0b: Comparator Hysteresis disabled
1	LPDACAB3	RW	0b	Connect LPDAC output to AB3. 1b: LPDAC output connected to AB3 0b: LPDAC output not connected to AB3
0	HPDACAB2	RW	0b	Connect HPDAC output to AB2. 1b: HPDAC output connected to AB2 0b: HPDAC output not connected to AB2

7.14.12 HPDAC

Register 7-14 HPDAC (HPDAC Setting, 2Bh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:0	HPDAC	RW	0	HPDAC Setting: FFh: 255/256 * VREF .. 00h 0/256 * VREF

7.14.13 LPDAC0

Register 7-15 LPDAC0 (LPDAC0 Setting, 2Ch)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:0	LPDAC[9:2]	RW	0b	LPDAC Setting bit 9 to bit 2.

7.14.14 LPDAC1

Register 7-16 LPDAC1 (LPDAC1 Setting, 2Dh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:2	Reserved	RW	0b	Reserved, write to 0.
1:0	LPDAC[1:0]	RW	0b	LPDAC Setting bit 1 to bit 0.

7.14.15 ADCSCANCFG

Register 7-17 ADCSCANCFG (ADCSCAN Configuration, 2Eh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	AO7SH	RW	0b	<p>AIO7 Sample and Hold enable: When set to 1, the S&H will only be engaged when ADCSCANCFG.AIO789SH = 1.</p> <p>1b: enable S&H 0b: disable and bypass S&H</p> <p>If AIO7 is in Gain Amp Mode, the AIO7 gain amp output will be held by the S&H. If AIO7,8,9 are in Special Mode, the AIO7 comparator out will be held by the S&H.</p>
6	AO8SH	RW	0b	<p>AIO8 Sample and Hold enable: When set to 1, the S&H will only be engaged when ADCSCANCFG.AIO789SH = 1.</p> <p>1b: enable S&H 0b: disable and bypass S&H</p> <p>If AIO8 is in Gain Amp Mode, the AIO8 gain amp output will be held by the S&H. If AIO7,8,9 are in Special Mode, the AIO8 comparator out will be held by the S&H.</p>
5	AO9SH	RW	0b	<p>AIO9 Sample and Hold enable: When set to 1, the S&H will only be engaged when ADCSCANCFG.AIO789SH = 1.</p> <p>1b: enable S&H 0b: disable and bypass S&H</p> <p>If AIO9 is in Gain Amp Mode, the AIO9 gain amp output will be held by the S&H. If AIO7,8,9 are in Special Mode, the AIO8 comparator out will be held by the S&H.</p>
4	SCANEN	RW	0b	<p>ADC Scan Control Enable: Enables the EMUX serial I/F to control writing of the ADMUX register.</p> <p>1b: enabled 0b: disabled</p>
3	ADCBUFEN	RW	0b	<p>ADC Buffer Enable.</p> <p>1b: enabled 0b: disabled</p>
2	DAO10SH	RW	0b	<p>Diff Amp Output DAO10 Sample and Hold enable: When set to 1, the S&H will only be engaged when ADCSCANCFG.DAOSH = 1.</p> <p>1b: enable S&H 0b: disable and bypass S&H</p>
1	DAO32SH	RW	0b	<p>Diff Amp Output DAO32 Sample and Hold enable: When set to 1, the S&H will only be engaged when ADCSCANCFG.DAOSH = 1.</p> <p>1b: enable S&H 0b: disable and bypass S&H</p>
0	DAO54SH	RW	0b	<p>Diff Amp Output DAO54 Sample and Hold enable: When set to 1, the S&H will only be engaged when ADCSCANCFG.DAOSH = 1.</p> <p>1b: enable S&H 0b: disable and bypass S&H</p>

7.14.16 ADCMUX

Register 7-18 ADCMUX (ADC MUX Selection and Sample and Hold Engage, 2Fh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	Check1	RW	0b	When writing, Check1 must be set to 0
6	Check0	RW	0b	When writing, Check0 must be set to 1
5	AIO789SH	RW	0b	AIO789 S&H Engage (as defined by ADCSCANCFG.AIOxSH) 1b: Engage enabled S&H channels 0b: Disengage engaged and enabled S&H channels
4	DAOSH	RW	0b	Diff Amp Output DAO54/DAO32/DAO10, S&H Engage (as defined by ADCSCANCFG.DAOxySH) 1b: Engage enabled S&H channels 0b: Disengage engaged and enabled S&H channels
3:0	MUXA	RW	0b	ADC Mux Channel Selector 1111b: VREF / 2 1110b: AB12 1101b: AB11 1100b: AB10 1011b: AB9 1010b: AB8 1001b: AB7 1000b: AB6 0111b: AB5 0110b: AB4 0101b: AB3 0100b: AB2 0011b: AB1 0010b: DAO54 0001b: DAO32 0000b: DAO10

Note: When ADCSCANCFG.SCANEN=0 (EMUX disabled), the MCU can write this register over SPI. When ADCSCANCFG.SCANEN=1 (EMUX enabled), the EMUX serial I/F can write this register, but the MCU can only read this register.

7.14.17 PROTINTEN

Register 7-19 PROTINTEN (Protection Interrupt Enable for PAC55710/12/23/24, 30h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	Reserved	RW	0b	Reserved, write to 0x0
6	HP54INTEN	RW	0b	HPROT54 Interrupt enable. If IO/GAIN AMP MODE (CFGAI04.MODE4 = 10b), then write to 0x0 1b: enable 0b: disabled
5	HP32INTEN	RW	0b	HPROT32 Interrupt enable. If IO/GAIN AMP MODE (CFGAI02.MODE2 = 10b), then write to 0x0 1b: enable 0b: disabled
4	HP10INTEN	RW	0b	HPROT10 Interrupt enable. 1b: enabled 0b: disabled
3	Reserved	RW	0b	Reserved, write to 0x0
2	LP54INTEN	RW	0b	LPROT54 Interrupt enable. If IO/GAIN AMP MODE (CFGAI04.MODE4 = 10b), then write to 0x0 1b: enable 0b: disabled
1	LP32INTEN	RW	0b	LPROT32 Interrupt enable. If IO/GAIN AMP MODE (CFGAI02.MODE2 = 10b), then write to 0x0 1b: enable 0b: disabled
0	LP10INTEN	RW	0b	LPROT10 Interrupt enable. 1b: enable 0b: disabled

Register 7-20 PROTINTEN (Protection Interrupt Enable for PAC55711/13, 30h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	nBRAKEINTEN	RW	0b	nBRAKE Interrupt enable 1b: enabled 0b: disabled
6	Reserved	RW	0b	Reserved, write to 0x0
5	Reserved	RW	0b	Reserved, write to 0x0
4	HP10INTEN	RW	0b	HPROT10 Interrupt enable. 1b: enabled 0b: disabled
3	nDRVDISINTEN	RW	0b	nDRVDIS Interrupt enable 1b: enable 0b: disabled
2	Reserved	RW	0b	Reserved, write to 0x0
1	Reserved	RW	0b	Reserved, write to 0x0
0	LP10INTEN	RW	0b	LPROT10 Interrupt enable. 1b: enable 0b: disabled

7.14.18 PROTINT

Register 7-21 PROTINT (Protection Interrupt Flag for PAC55710/12/23/24, 31h)

BITS	NAME	ACCESS	RESET	DESCRIPTION
7	Reserved	RW	0b	Reserved, write to 0x0
6	HP54INT	W1C	0b	HPROT54 Interrupt. 1b: Interrupt, write 1 to clear 0b: No interrupt
5	HP32INT	W1C	0b	HPROT32 Interrupt. 1b: Interrupt, write 1 to clear 0b: No interrupt
4	HP10INT	W1C	0b	HPROT10 Interrupt. 1b: Interrupt, write 1 to clear 0b: No interrupt
3	Reserved	RW	0b	Reserved, write to 0x0
2	LP54INT	W1C	0b	LPROT54 Interrupt. 1b: Interrupt, write 1 to clear 0b: No interrupt
1	LP32INT	W1C	0b	LPROT32 Interrupt. 1b: Interrupt, write 1 to clear 0b: No interrupt
0	LP10INT	W1C	0b	LPROT10 Interrupt. 1b: Interrupt, write 1 to clear 0b: No interrupt

Register 7-22 PROTINT (Protection Interrupt Flag for PAC55711/13, 31h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	nBRAKEINT	W1C	0b	nBRAKE Interrupt 1b: Interrupt, write 1 to clear 0b: No interrupt .
6	Reserved	RW	0b	Reserved, write to 0x0
5	Reserved	RW	0b	Reserved, write to 0x0
4	HP10INT	W1C	0b	HPROT10 Interrupt. 1b: Interrupt, write 1 to clear 0b: No interrupt
3	nDRVDISINT	W1C	0b	nDRVDIS Interrupt 1b: Interrupt, write 1 to clear 0b: No interrupt .
2	Reserved	RW	0b	Reserved, write to 0x0
1	Reserved	RW	0b	Reserved, write to 0x0
0	LP10INT	W1C	0b	LPROT10 Interrupt. 1b: Interrupt, write 1 to clear 0b: No interrupt

7.14.19 AIOOUT0

Register 7-23 AIOOUT0 (AIO[5:0] Digital Output Control, 32h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:6	Reserved	RW	0b	Reserved, write to 0.
5	DOUT5	RW	0b	Data output from AIO5.
4	DOUT4	RW	0b	Data output from AIO4. For PAC55711/13, reserved write to 0x0
3	DOUT3	RW	0b	Data output from AIO3.
2	DOUT2	RW	0b	Data output from AIO2. For PAC55711/13, reserved write to 0x0
1	DOUT1	RW	0b	Data output from AIO1.
0	DOUT0	RW	0b	Data output from AIO0.

7.14.20 AIOOUT1

Register 7-24 AIOOUT1 (AIO[9:6] Digital Output Control, 33h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	Reserved	RW	0b	Reserved, write to 0.
3	DOUT9	RW	0b	Data output from AIO9.
2	DOUT8	RW	0b	Data output from AIO8.
1	DOUT7	RW	0b	Data output from AIO7.
0	DOUT6	RW	0b	Data output from AIO6.

7.14.21 AIOIN0

Register 7-25 AIOIN0 (AIO[5:0] Digital Input Values, 34h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:6	Reserved	R	0b	Reserved
5	DIN5	R	0b	Data input from AIO5.
4	DIN4	R	0b	Data input from AIO4. Not Applicable for PAC55711/13
3	DIN3	R	0b	Data input from AIO3.
2	DIN2	R	0b	Data input from AIO2. Not Applicable for PAC55711/13
1	DIN1	R	0b	Data input from AIO1.
0	DIN0	R	0b	Data input from AIO0.

7.14.22 AIOIN1

Register 7-26 AIOIN1 (AIO[9:6] Digital Input Values, 35h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	Reserved	R	0b	Reserved
3	DIN9	R	0b	Data input from AIO9.
2	DIN8	R	0b	Data input from AIO8.
1	DIN7	R	0b	Data input from AIO7.
0	DIN6	R	0b	Data input from AIO6.

7.14.23 AIOINTEN

Register 7-27 AIOINTEN (AIO[9:6] Interrupt Enable, 36h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	AIO9REINTEN	RW	0b	AIO9 digital input rising edge interrupt enable. 1b: enabled 0b: disabled
6	AIO8REINTEN	RW	0b	AIO8 digital input rising edge interrupt enable. 1b: enabled 0b: disabled
5	AIO7REINTEN	RW	0b	AIO7 digital input rising edge interrupt enable. 1b: enabled 0b: disabled
4	AIO6REINTEN	RW	0b	AIO6 digital input rising edge interrupt enable. 1b: enabled 0b: disabled
3	AIO9FEINTEN	RW	0b	AIO9 digital input falling edge interrupt enable. 1b: enabled 0b: disabled
2	AIO8FEINTEN	RW	0b	AIO8 digital input falling edge interrupt enable. 1b: enabled 0b: disabled
1	AIO7FEINTEN	RW	0b	AIO7 digital input falling edge interrupt enable. 1b: enabled 0b: disabled
0	AIO6FEINTEN	RW	0b	AIO6 digital input falling edge interrupt enable. 1b: enabled 0b: disabled

7.14.24 AIOINT

Register 7-28 AIOINT (AIO[9:6] Interrupt Flag, 37h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	Reserved	RW	0b	Reserved, write to 0.
3	AIO9INT	RW	0b	AIO9 Interrupt. 1b: Interrupt, clear by writing 1b 0b: No Interrupt
2	AIO8INT	RW	0b	AIO8 Interrupt. 1b: Interrupt, clear by writing 1b 0b: No Interrupt
1	AIO7INT	RW	0b	AIO7 Interrupt. 1b: Interrupt, clear by writing 1b 0b: No Interrupt
0	AIO6INT	RW	0b	AIO6 Interrupt. 1b: Interrupt, clear by writing 1b 0b: No Interrupt

7.14.25 SMCTL

Register 7-29 SMCTL (Signal Manager Control, 38h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:1	Reserved	RW	0b	Reserved, write to 0.
0	SMEN	RW	0b	Signal Manager Enable. 1b: Enabled 0b: Disabled

7.14.26 SPECCFG1

Register 7-30 SPECCFG1 (AIO[9:8] Hysteresis Configuration, 39h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	HYSAIO8	RW	0000b	<p>AIO8 Special Mode Comparator Rising/Falling Hysteresis.</p> <p>If SMCFG.HYSMODE = 0b:</p> <p>0000b: rising = 0 mV, falling = 0 mV 0001b: rising = 0 mV, falling = 10 mV 0010b: rising = 0 mV, falling = 20 mV 0011b: rising = 0 mV, falling = 40 mV 0100b: rising = 10 mV, falling = 0 mV 0101b: rising = 10 mV, falling = 10 mV 0110b: rising = 10 mV, falling = 20 mV 0111b: rising = 10 mV, falling = 40 mV 1000b: rising = 20 mV, falling = 0 mV 1001b: rising = 20 mV, falling = 10 mV 1010b: rising = 20 mV, falling = 20 mV 1011b: rising = 20 mV, falling = 40 mV 1100b: rising = 40 mV, falling = 0 mV 1101b: rising = 40 mV, falling = 10 mV 1110b: rising = 40 mV, falling = 20 mV 1111b: rising = 40 mV, falling = 40 mV</p> <p>If SMCFG.HYSMODE = 1b:</p> <p>0000b: rising = 0 mV, falling = 0 mV 0001b: rising = 0 mV, falling = 35 mV 0010b: rising = 0 mV, falling = 70 mV 0011b: rising = 0 mV, falling = 140 mV 0100b: rising = 35 mV, falling = 0 mV 0101b: rising = 35 mV, falling = 35 mV 0110b: rising = 35 mV, falling = 70 mV 0111b: rising = 35 mV, falling = 140 mV 1000b: rising = 70 mV, falling = 0 mV 1001b: rising = 70 mV, falling = 35 mV 1010b: rising = 70 mV, falling = 70 mV 1011b: rising = 70 mV, falling = 140 mV 1100b: rising = 140 mV, falling = 0 mV 1101b: rising = 140 mV, falling = 35 mV 1110b: rising = 140 mV, falling = 70 mV 1111b: rising = 140 mV, falling = 140 mV</p>
3:0	HYSAIO9	RW	0000b	<p>AIO9 Special Mode Comparator Rising/Falling Hysteresis.</p> <p>If SMCFG.HYSMODE = 0b:</p> <p>0000b: rising = 0 mV, falling = 0 mV 0001b: rising = 0 mV, falling = 10 mV 0010b: rising = 0 mV, falling = 20 mV 0011b: rising = 0 mV, falling = 40 mV 0100b: rising = 10 mV, falling = 0 mV 0101b: rising = 10 mV, falling = 10 mV 0110b: rising = 10 mV, falling = 20 mV 0111b: rising = 10 mV, falling = 40 mV 1000b: rising = 20 mV, falling = 0 mV 1001b: rising = 20 mV, falling = 10 mV 1010b: rising = 20 mV, falling = 20 mV 1011b: rising = 20 mV, falling = 40 mV 1100b: rising = 40 mV, falling = 0 mV 1101b: rising = 40 mV, falling = 10 mV</p>



				<div>1110b: rising = 40 mV, falling = 20 mV</div> <div>1111b: rising = 40 mV, falling = 40 mV</div> <div>If SMCFG.HYSMODE = 1b:</div> <div>0000b: rising = 0 mV, falling = 0 mV</div> <div>0001b: rising = 0 mV, falling = 35 mV</div> <div>0010b: rising = 0 mV, falling = 70 mV</div> <div>0011b: rising = 0 mV, falling = 140 mV</div> <div>0100b: rising = 35 mV, falling = 0 mV</div> <div>0101b: rising = 35 mV, falling = 35 mV</div> <div>0110b: rising = 35 mV, falling = 70 mV</div> <div>0111b: rising = 35 mV, falling = 140 mV</div> <div>1000b: rising = 70 mV, falling = 0 mV</div> <div>1001b: rising = 70 mV, falling = 35 mV</div> <div>1010b: rising = 70 mV, falling = 70 mV</div> <div>1011b: rising = 70 mV, falling = 140 mV</div> <div>1100b: rising = 140 mV, falling = 0 mV</div> <div>1101b: rising = 140 mV, falling = 35 mV</div> <div>1110b: rising = 140 mV, falling = 70 mV</div> <div>1111b: rising = 140 mV, falling = 140 mV</div>
--	--	--	--	--

7.14.27 SPECCFG2

Register 7-31 SPECCFG2 (AIO7 Hysteresis and Blanking Time Configuration, 3Ah)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	HYSAIO8	RW	0000b	<p>AIO7 Special Mode Comparator Rising/Falling Hysteresis.</p> <p>If SMCFG.HYSMODE = 0b:</p> <p>0000b: rising = 0 mV, falling = 0 mV 0001b: rising = 0 mV, falling = 10 mV 0010b: rising = 0 mV, falling = 20 mV 0011b: rising = 0 mV, falling = 40 mV 0100b: rising = 10 mV, falling = 0 mV 0101b: rising = 10 mV, falling = 10 mV 0110b: rising = 10 mV, falling = 20 mV 0111b: rising = 10 mV, falling = 40 mV 1000b: rising = 20 mV, falling = 0 mV 1001b: rising = 20 mV, falling = 10 mV 1010b: rising = 20 mV, falling = 20 mV 1011b: rising = 20 mV, falling = 40 mV 1100b: rising = 40 mV, falling = 0 mV 1101b: rising = 40 mV, falling = 10 mV 1110b: rising = 40 mV, falling = 20 mV 1111b: rising = 40 mV, falling = 40 mV</p> <p>If SMCFG.HYSMODE = 1b:</p> <p>0000b: rising = 0 mV, falling = 0 mV 0001b: rising = 0 mV, falling = 35 mV 0010b: rising = 0 mV, falling = 70 mV 0011b: rising = 0 mV, falling = 140 mV 0100b: rising = 35 mV, falling = 0 mV 0101b: rising = 35 mV, falling = 35 mV 0110b: rising = 35 mV, falling = 70 mV 0111b: rising = 35 mV, falling = 140 mV 1000b: rising = 70 mV, falling = 0 mV 1001b: rising = 70 mV, falling = 35 mV 1010b: rising = 70 mV, falling = 70 mV 1011b: rising = 70 mV, falling = 140 mV 1100b: rising = 140 mV, falling = 0 mV 1101b: rising = 140 mV, falling = 35 mV 1110b: rising = 140 mV, falling = 70 mV 1111b: rising = 140 mV, falling = 140 mV</p>
3:0	BLANKTIME	RW	0000b	<p>Blanking time for special mode comparators (AIO[9:7]):</p> <p>0000b: 66ns 0001b: 116ns 0010b: 215ns 0011b: 265ns 0100b: 314ns 0101b: 364ns 0110b: 415ns 0111b: 516ns 1000b: 566ns 1001b: 617ns 1010b: 769ns 1011b: 871ns 1100b: 973ns 1101b: 1229ns 1110b: 1847ns 1111b: 2468ns</p>

8 APPLICATION SPECIFIC POWER DRIVER

8.1 Overview

The Application Specific Power Drivers (ASPD) module handles power driving for power and motor control applications. The ASPD contains three low-side gate drivers (DRLx), three high-side gate drivers (DRHx). Each gate driver can drive an external MOSFET or IGBT switch in response to high-speed control signals from the microcontroller ports, and a pair of high-side and low-side gate drivers can form a half-bridge driver.

8.2 Features

- 3 low-side and 3 high-side gate drivers
- 1.2A source / 1.8A sink gate driving capability
- Configurable delays and fast fault protection

8.3 System Block Diagram

Figure 8-1 ASPD System Block Diagram for PAC55710/11/12/13





Figure 8-2 ASPD System Block Diagram for PAC55723/24



8.4 Enabling the ASPD

The application specific power driver registers are accessible through the SOC Bridge. The high side drivers DRHx, and low side drivers DRLx are controlled by timer PWMs.

8.4.1 Application Specific Power Driver Enable

Use **SOC.DRVCTL.DRVEN** to enable the application specific power driver.

8.4.2 Break Before Make Enable


This device contains a break before make function, which enforces that the low-side and high-side gate drivers for the same half-bridge are not enabled at the same time.

To enable this function, set **SOC.ENBBM.ENBBM** to 1b to enforce this behavior for the high-side and low-side driver pairs: DRL0-DRH3, DRL1-DRH4 and DRL2-DRH5.

8.5 ENHS1, ENLS1 Protection

8.5.1 System Block Diagram

Figure 8-3 ENHS1, ENLS1 Protection



8.5.2 ENHS1, ENLS1 Protection

The PR1 and PR2 signals from the AIOx inputs in the CAFE can be used to disable the gate drivers in the ASPD, separated into two groups:

- The ENHS1 signal protects the high-side drivers DRH3, DRH4 and DRH5
- The ENLS1 signal protects the low-side drivers DRL0, DRL1 and DRL2

To enable the ENLS1 protection using PR1 as input, use **CFGDRV1.LSPR1EN**. To enable the ENHS1 protection using PR1 as input, use **CFGDRV1.HS1EN**.

To enable the ENLS1 protection using PR2 as input, use **CFGDRV1.LSPR2EN**. To enable the ENHS1 protection using PR2 as input, use **CFGDRV1.HS2EN**.

8.5.3 DRL0


DRL0 is a push-pull low-side gate driver, controlled by a digital input from the MCU on pin PB0. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRH3 and configurable protection disable with ENLS1 protection.

The propagation delay for the PB0 input to the DRL0 output may be configured using **CFGDRV0.PROP0** between 0 to 200ns.

To enable the ASPD (and DRL0) set **DRVCTL.DRVEN** to 1b. The protection signal ENLS1 will disable the ASPD if configured.

Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH3 and DRL0 are not on at the same time. To enable BBM control, set **ENBBM.ENBBM** to 1b.

Figure 8-4 DRL0 System Block Diagram



8.5.4 DRL1


DRL1 is a push-pull low-side gate driver, controlled by a digital input from the MCU on pin PB1. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRH4 and configurable protection disable with ENLS1 protection.

The propagation delay for the PB1 input to the DRL1 output may be configured using **DRVCFG0.PROP1** between 0 to 200ns.

To enable the ASPD (and DRL1) set **DRVCTL.DRVEN** to 1b. The protection signal ENLS1 will disable the ASPD if configured.

Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH4 and DRL1 are not on at the same time. To enable BBM control, set **BBMCTL.BBMEN** to 1b.

Figure 8-5 DRL1 System Block Diagram



8.5.5 DRL2


DRL2 is a push-pull low-side gate driver, controlled by a digital input from the MCU on pin PB2. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRH5 and configurable protection disable with ENLS1 protection.

The propagation delay for the PB2 input to the DRL2 output may be configured using **DRVCFG0.PROP2** between 0 to 200ns.

To enable the ASPD (and DRL2) set **DRVCTL.DRVEN** to 1b. The protection signal ENLS1 will disable the ASPD if configured.

Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH5 and DRL2 are not on at the same time. To enable BBM control, set **BBMCTL.BBMEN** to 1b.

Figure 8-6 DRL2 System Block Diagram



8.5.6 DRH3


DRH3 is a push-pull high-side gate driver, controlled by a digital input from the MCU on pin PB4. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRL0 and configurable protection disable with ENLS1 protection from the CAFE.

The propagation delay for the PB4 input to the DRH3 output may be configured using **DRVCFG0.PROP3** between 0 to 200ns.

To enable the ASPD (and DRH3) set **DRVCTL.DRVEN** to 1b. The protection signal ENLS1 will disable the ASPD if configured.

Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH3 and DRL0 are not on at the same time. To enable BBM control, set **BBMCTL.BBMEN** to 1b.

Figure 8-7 DRH3 System Block Diagram



8.5.7 DRH4


DRH4 is a push-pull high-side gate driver, controlled by a digital input from the MCU on pin PB5. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRL1 and configurable protection disable with ENLS1 protection from the CAFE.

The propagation delay for the PB5 input to the DRH4 output may be configured using **DRVCFG1.PROP4** between 0 to 200ns.

To enable the ASPD (and DRH4) set **DRVCTL.DRVEN** to 1b. The protection signal ENLS1 will disable the ASPD if configured.

Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH4 and DRL1 are not on at the same time. To enable BBM control, set **BBMCTL.BBMEN** to 1b.

Figure 8-8 DRH4 System Block Diagram



8.5.8 DRH5


DRH5 is a push-pull high-side gate driver, controlled by a digital input from the MCU on pin PB6. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRL1 and configurable protection disable with ENLS1 protection from the CAFE.

The propagation delay for the PB6 input to the DRH5 output may be configured using **DRVCFG1.PROP5** between 0 to 200ns.

To enable the ASPD (and DRH5) set **DRVCTL.DRVEN** to 1b. The protection signal ENLS1 will disable the ASPD if configured.


Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH5 and DRL2 are not on at the same time. To enable BBM control, set **BBMCTL.BBMEN** to 1b.

Figure 8-9 DRH5 System Block Diagram



8.6 VDS Sensing

Figure 8-10 Typical VDS Sensing Implementation Block Diagram



8.6.1 VDS Sensing

The Application Specific Power Driver includes a mechanism to sense the voltage from MOSFET/IGBT Drain Terminal to Source Terminal. When current flows through the fully turned ON switch, a voltage potential forms across the resistive element within the channel. This voltage magnitude is equal to the selected switch's $R_{DS(on)}$ multiplied by the flowing current. An internal comparator amplifier compares the voltage drop against an internally generated programmable reference. When the current flowing through the switch corresponds to a voltage larger than that of the internal programmed reference, a VDS Fault is registered. If enabled, the VDS Fault can be used to disable the switches in a Cycle By Cycle basis (See Cycle By Cycle section for more information).

8.6.2 VDS Sensing Enable

To enable the VDS Sensing feature, set the VDEN bit within the VDS Sensing Configuration Register 1 (**SOC.VDSCFG1.VDEN**)

8.6.3 VDS Sensing Blanking

When enabled, the VDS Sensing circuitry will acknowledge any external voltage larger than the internal reference voltage, as long as it is larger than the VDS Blanking Time. There are 16 possible VDS Blanking times selected by writing to the VDSBLNK bits within the VDS Sensing Configuration Register 1. (**SOC.VDSCFG1.VDSBLNK**)

8.6.4 VDS Sensing Threshold Level

When enabled, the VDS Sensing circuitry will acknowledge as an over voltage condition (VDS Fault), any external voltage with a duration longer than that of the VDS Blanking Time, and larger than the internally programmed reference voltage.

There are two internal programmable reference voltages. The Low Side VDS Sensing Trip Level (**VDSTLL**) is used to compare the VDS voltage across the low side switch and the High Side VDS Sensing Trip Level (**VDSTLH**) is used to compare the VDS voltage across the high side switch.

The Low Side VDS Sensing Trip Level (**VDSTLL**) is configured by writing to the **VDSTLL** bits within the VDS Sensing Configuration Register 2. (**SOC.VDSCFG2.VDSVDSTLL**). The High Side VDS Sensing Trip Level (**VDSTLH**) is configured by writing to the **VDSTLH** bits within the VDS Sensing Configuration Register 2. (**SOC.VDSCFG2.VDSVDSTLH**). It is recommended for these bits to be updated with the correct threshold level before enabling the VDS Sensing feature.

8.6.5 VDS Sensing Phase Disable

During a VDS Fault Condition the system can be programmed to perform automatic Cycle By Cycle phase output disablement by allowing each Half H Bridge to switch the high side FET off and allowing current to recirculate through one of the opposing FETs (See Cycle By Cycle section for more information). In order to select which phases are allowed to participate from the CBC instance, each phase has a Disable CBC Bit (**DISCBCxy**). These bits can be configured by writing to the respective **DISCBCxy** bit fields within the VDS Sensing Configuration Register 1:


DISCBC52: When set, allows phase output driven by high side gate driver DRH5 and low side gate driver DRL2 to observe CBC disablement as per the selected CBC type.

DISCBC41: When set, allows phase output driven by high side gate driver DRH4 and low side gate driver DRL1 to observe CBC disablement as per the selected CBC type.

DISCBC30: When set, allows phase output driven by high side gate driver DRH3 and low side gate driver DRL0 to observe CBC disablement as per the selected CBC type.

8.7 Cycle By Cycle Protection (CBC)

Figure 8-11 CBC Block Diagram



8.7.1 Cycle By Cycle Protection

The VDS Sensing protection mechanism is coupled with a Cycle By Cycle Protection system. When the VDS Sensing block has sensed either the high side or low side switch is carrying a large enough current, the half H Bridge is disabled to allow current to recirculate through an alternate path. This allows for the power stage to run cooler, and much more efficient while protecting the system from hazardous conditions.

Cycle By Cycle protection is engaged within each PWM cycle. Once the phase output is disabled as per the programming, it will stay disabled until a new PWM cycle rising edge is registered.

8.7.2 Cycle By Cycle (CBC) Type

There are two types of CBC engagement. The user may select to have:

- The half H Bridge is completely disabled with no FET conducting
- The half H bridge disables its high side gate drive and enables the corresponding low side gate drive.

The CBC Type (**CBCTYPE**) is configured by writing to the **CBCTYPE** bits within the CBC Configuration Register (**SOC.CFGCBC.CBCTYPE**)

8.7.3 Cycle By Cycle (CBC) Source

There are four comparators sources which can trigger a CBC Event:

- LPROT Comparator
- HPROT Comparator
- VDS Sensing Low Side
- VDS Sensing High Side

The CBC sources can be configured by setting the respective bits within the CBC Configuration Register:

- **SOC.CFGCBC.CBCEN_LPROT**: Allows the LPROT Comparator to generate CBC Events
- **SOC.CFGCBC.CBCEN_HPROT**: Allows the HPROT Comparator to generate CBC Events
- **SOC.CFGCBC.CBCEN_VDSTL**: Allows the VDS Sensing Low Side Comparator to generate CBC Events
- **SOC.CFGCBC.CBCEN_VDSTH**: Allows the VDS Sensing HighSide Comparator to generate CBC Events

8.7.4 Cycle By Cycle (CBC) Interrupts

A CBC event generated by the VDS engine can be used to generate Interrupts on nIRQ1 by setting the respective Interrupt Enable Bit within the CBC Configuration Register:

- **SOC.CFGCBC.VDSTLIEN**: Allows the VDS Sensing Low Side CBC event to generate interrupts on nIRQ1
- **SOC.CFGCBC.VDSTHIEN**: Allows the VDS Sensing High Side CBC event to generate interrupts on nIRQ1

8.7.5 Cycle By Cycle (CBC) Interrupt Flags

A CBC event generated by the VDS engine will set the respective Flag within the CBC Configuration Register:

- **SOC.CFGCBC.VDSTL**: Is set when a Low Side VDS Sensing event occurs
- **SOC.CFGCBC.VDSTH**: s set when a High Side VDS Sensing event occurs

8.7.6 Cycle By Cycle (CBC) Dead Time

Since a CBC event will cause each half H Bridge to switch the FETs ON and OFF, and this control exist isolated from the driving PWM signals, a fixed amount of dead time is allocated for CBC switching scenarios. There are two CBC Dead Time settings: 300ns or 600ns.

The CBC Dead Time is selected by configuring the **CBCDTSEL** bit within the Driver Manager Configuration 2 register (**SOC.DRVCFG2.CBCDTSEL**).

8.7.7 Cycle By Cycle (CBC) Mode

Depending on the driving algorithm, it may be desirable to have the CBC event act on a single Half H Bridge on all three Half H Bridges simultaneously. This is selected by configuring the **CBCLINKED** bit within the Driver Manager Configuration 2 register (**SOC.DRVCFG2.CBCLINKED**).

- **SOC.DRVCFG2.CBCLINKED**: when cleared (CBC Not Linked), a CBC event on any given Half Bridge, truncates the PWM cycle for the aforementioned Half H Bridge leg.
- **SOC.DRVCFG2.CBCLINKED**: when set (CBC Linked), a CBC event on any given Half Bridge, truncates the PWM cycle for all enabled CBC Half H Bridge legs.

8.8 Register Summary

Table 8-1 ASPD Register Summary

ADDRESS	REGISTER	DESCRIPTION	RESET
40h	VDSCFG1	VDS Sensing Configuration 1	0Fh
41h	VDSCFG2	VDS Sensing Configuration 2	FFh
42h	CBCCFG	Cycle By Cycle (CBC) Configuration	00h
43h	CBCFLG	Cycle By Cycle (CBC) Flags	00h
50h	WWDCTL	Windowed Watchdog Timer Control	00h
51h	WWDCTR	Windowed Watchdog Timer Counter	00h
52h	WWDCTDV	Windowed Watchdog Timer Countdown Value	FFh
53h	WWDWIN	Windowed Watchdog Timer Window	FFh
54h	WWDTRST	Windowed Watchdog Timer Reset	00h
55h	USER	User Bit	00h
60h	DRVCFG0	Driver Configuration 0	00h
61h	DRVCFG1	Driver Configuration 1	00h
63h	DRVCFG2	Driver Configuration 2	00h
66h	DRVCTL	Gate Driver Control	00h
67h	ENBBM	Protection Control	00h
68h	PROTCTL	Driver Protection Control	00h

8.9 Register Detail

8.9.1 VDSCFG1

Register 8-1 VDSCFG1 (VDS Sensing Configuration 1, 40h)

BITS	NAME	ACCESS	RESET	DESCRIPTION
7	DISCBC52	RW	0b	Phase 52 (DRH5, DRL2) CBC Disconnect 1b: Disconnect CBC on Phase 52 0b: Allow CBC on Phase 52
6	DISCBC41	RW	0b	Phase 41 (DRH4, DRL1) CBC Disconnect 1b: Disconnect CBC on Phase 41 0b: Allow CBC on Phase 41
5	DISCBC30	RW	0b	Phase 30 (DRH3, DRL0) CBC Disconnect 1b: Disconnect CBC on Phase 30 0b: Allow CBC on Phase 30
4	V DEN	RW	0b	PAC55723/24: Reserved, write to 0x0 PAC55710/11/12/13: VDS Sensing Enable 1b: VDS Sensing enabled 0b: VDS Sensing Disabled
3:0	VDSBLNK	RW	Fh	PAC55723/24: Reserved, write to 0xF PAC55710/11/12/13: VDS Sensing Blanking Time: 1111b: Blanking Time = 4000ns 1110b: Blanking Time = 3750ns 1101b: Blanking Time = 3500ns 1100b: Blanking Time = 3250s 1011b: Blanking Time = 3000ns 1010b: Blanking Time = 2750ns 1001b: Blanking Time = 2500ns 1000b: Blanking Time = 2250ns 0111b: Blanking Time = 2000ns 0110b: Blanking Time = 1750ns 0101b: Blanking Time = 1500ns 0100b: Blanking Time = 1250ns 0011b: Blanking Time = 1000ns 0010b: Blanking Time = 750ns 0001b: Blanking Time = 500ns 0000b: Blanking Time = 250ns

8.9.2 VDSCFG2

Register 8-2 VDSCFG2 (VDS Sensing Configuration 2, 41h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	VDSTLL	RW	Fh	PAC55723/24: Reserved, write to 0xF PAC55710/11/12/13: VDS Sensing Trip Level Low Side FETs 1111b: Trip Level = 1100 mV 1110b: Trip Level = 1000 mV 1101b: Trip Level = 900 mV 1100b: Trip Level = 800 mV 1011b: Trip Level = 700 mV 1010b: Trip Level = 600 mV 1001b: Trip Level = 500 mV 1000b: Trip Level = 400 mV 0111b: Trip Level = 360 mV 0110b: Trip Level = 320 mV 0101b: Trip Level = 280 mV 0100b: Trip Level = 240 mV 0011b: Trip Level = 200 mV 0010b: Trip Level = 160 mV 0001b: Trip Level = 120 mV 0000b: Trip Level = 80 mV
3:0	VDSTLH	RW	Fh	PAC55723/24: Reserved, write to 0xF PAC55710/11/12/13: VDS Sensing Trip Level High Side FETs 1111b: Trip Level = 1100 mV 1110b: Trip Level = 1000 mV 1101b: Trip Level = 900 mV 1100b: Trip Level = 800 mV 1011b: Trip Level = 700 mV 1010b: Trip Level = 600 mV 1001b: Trip Level = 500 mV 1000b: Trip Level = 400 mV 0111b: Trip Level = 360 mV 0110b: Trip Level = 320 mV 0101b: Trip Level = 280 mV 0100b: Trip Level = 240 mV 0011b: Trip Level = 200 mV 0010b: Trip Level = 160 mV 0001b: Trip Level = 120 mV 0000b: Trip Level = 80 mV

8.9.3 CBCCFG

Register 8-3 CBCCFG (CBC Configuration, 42h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	VDSTHINTEN	RW	0b	PAC55723/24: Reserved, write to 0x0 PAC55710/11/12/13: High Side VDS CBC Interrupt Enable 1b: High Side CBC to nIRQ1 Interrupt Enabled 0b: High Side CBC to nIRQ1 Interrupt Masked (ignored)
6	VDSTLINTEN	RW	0b	PAC55723/24: Reserved, write to 0x0 PAC55710/11/12/13: Low Side VDS CBC Interrupt Enable 1b: Low Side CBC to nIRQ1 Interrupt Enabled 0b: Low Side CBC to nIRQ1 Interrupt Masked (ignored)
5	CBCEN_VDSTH	RW	0b	PAC55723/24: Reserved, write to 0x0 PAC55710/11/12/13: High Side VDS CBC Enable 1b: High Side VDS Sensing CBC Trigger Enabled 0b: High Side VDS Sensing CBC Trigger Disabled
4	CBCEN_VDSTL	RW	0b	PAC55723/24: Reserved, write to 0x0 PAC55710/11/12/13: Low Side VDS CBC Enable 1b: Low Side VDS Sensing CBC Trigger Enabled 0b: Low Side VDS Sensing CBC Trigger Disabled
3	CBCEN_HPROT	RW	0b	HPROT Triggered CBC Enable 1b: HPROT based CBC Enabled 0b: HPROT based CBC Disabled
2	CBCEN_LPROT	RW	0b	LPROT Triggered CBC Enable 1b: LPROT based CBC Enabled 0b: LPROT based CBC Disabled
1:0	CBCTYPE	RW	00b	CBC Type 11b: RESERVED 10b: RESERVED 01b: CBC Recirculate Low Side FETs 00b: CBC All FETs OFF

8.9.4 CBCFLG

Register 8-4 CBCFLG (CBC Flag, 43h)

BITS	NAME	ACCESS	RESET	DESCRIPTION
7	VDSTHINT	RW	0b	PAC55723/24: Reserved, write to 0x0 PAC55710/11/12/13: VDS Sensing High Side Flag 1b: VDS Sensing High Side Event (Write 1 to Clear) 0b: No VDS Sensing High Side Event
6	VDSTLINT	RW	0b	PAC55723/24: Reserved, write to 0x0 PAC55710/11/12/13: VDS Sensing Low Side Flag 1b: VDS Sensing Low Side Event (Write 1 to Clear) 0b: No VDS Sensing Low Side Event
5:0	RESERVED	R	00h	Reserved, write to 0.

8.9.5 WWDTCCTL

Register 8-5 WWDTCCTL (Windowed Watchdog Timer Control, 50h)

BITS	NAME	ACCESS	RESET	DESCRIPTION
7:3	KEY	RW	00h	Write KEY = 0x14 to modify WWDTC Registers. All other key values disable writes to WWDTC Registers. WWDTCRST writes don't require KEY = 0x14.
2:1	CLKDIV	RW	00b	WWDTC Clock Divider – WWDTC Clock is 32kHz/CLKDIV 00b: /2 Range: 62us to 15.94ms 01b: /16 Range: 0.5ms to 127.5ms 10b: /128 Range: 4.0ms to 1.02s 11b: /1024 Range: 32.0ms to 8.16s
0	EN	RW	0b	WWDTC Enable. 0b: disabled 1b: enabled

8.9.6 WWDTCTR

Register 8-6 WWDTCTR (Windowed Watchdog Timer Counter, 51h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:0	CTR	RO	0b	WWDT Counter Value

8.9.7 WWDTCDV

Register 8-7 WWDTCDV (Windowed Watchdog Timer Countdown Value, 52h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:0	CDV	RO	0xFF	WWDT Count Down Value. The WWDT will begin counting down from this value when enabled or when reset.

8.9.8 WWDTWIN

Register 8-8 WWDTWIN (Windowed Watchdog Timer Window, 53h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:0	WINDOW	RW	0xFF	Window Value. If WWDTTRST is written when CTR >= WINDOW, then the WWDT will activate the internal nRST signal to reset the MCU

8.9.9 WWDTRST

Register 8-9 WWDTRST (Windowed Watchdog Timer Reset, 54h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:0	RESET	RW	0b	<p>WWDT Reset Value.</p> <ul style="list-style-type: none"> - The MCU should write 0xAC to reset the WWDT, which will reload the CDV into the CTR and start the WWDT counting down again. - If the WWDT CTR counts down to 0 before RESET is written with 0xAC, the WWDT shall issue an MCU Reset and the WWDT will be disabled. - If the WWDT CTR \geq WINDOW when RESET is written with 0xAC, then the WWDT shall also issue an MCU Reset and the WWDT will be disabled. <p>RESET is self clearing.</p>

8.9.10 USER

Register 8-10 USER (User Bit, 55h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	USER7	RW	0b	User bit 7 (bit is only cleared with a Power On Reset (POR) or Push Button (PB) reset)
6	USER6	RW	0b	User bit 6 (bit is only cleared with a Power On Reset (POR) or Push Button (PB) reset)
5	USER5	RW	0b	User bit 5 (bit is only cleared with a Power On Reset (POR) or Push Button (PB) reset)
4	USER4	RW	0b	User bit 4 (bit is only cleared with a Power On Reset (POR) or Push Button (PB) reset)
3	USER3	RW	0b	User bit 3 (bit is only cleared with a Power On Reset (POR) or Push Button (PB) reset)
2	USER2	RW	0b	User bit 2 (bit is only cleared with a Power On Reset (POR) or Push Button (PB) reset)
1	USER1	RW	0b	User bit 1 (bit is only cleared with a Power On Reset (POR) or Push Button (PB) reset)
0	USER0	RW	0b	User bit 0 (bit is only cleared with a Power On Reset (POR) or Push Button (PB) reset)

8.9.11 DRVCFG0

Register 8-11 DRVCFG0 (Driver Configuration 0, 60h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:6	PROP3	RW	00b	Propagation delay for DRL3, DRH3 or OP3. 00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns
5:4	PROP2	RW	00b	Propagation delay for DRL2. 00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns
3:2	PROP1	RW	00b	Propagation delay for DRL1. 00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns
1:0	PROP0	RW	00b	Propagation delay for DRL0. 00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns

8.9.12 DRVCFG1

Register 8-12 DRVCFG1 (Driver Configuration 1, 61h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	HSPR1EN	RW	0b	High side PR1 protection enable. 0b: PR1 disabled 1b: PR1 enabled
6	HSPR2EN	RW	0b	High side PR2 protection enable. 0b: PR2 disabled 1b: PR2 enabled
5	LSPR1EN	RW	0b	Low side PR1 protection enable. 0b: PR1 disabled 1b: PR1 enabled
4	LSPR2EN	RW	0b	Low side PR2 protection enable. 0b: PR2 disabled 1b: PR2 enabled
3:2	PROP5	RW	00b	Propagation delay for DRL5, DRH5 or OP5. 00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns
1:0	PROP4	RW	00b	Propagation delay for DRL4, DRH4 or OP4. 00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns

8.9.13 DRVCFG2

Register 8-13 DRVCFG2 (Driver Manager Configuration 2, 63h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	Reserved	RW	0	Reserved, write to 0.
3	CBCDTSEL	RW	0b	CBC Dead Time Select 1b: 600 ns CBC Dead Time 0b: 300 ns CBC Dead Time
2	CBCLINKED	RW	0b	CBC Mode 1b: CBC Linked Mode 0b: CBC Independent Mode
1	PULSEEXTDIS	RW	0b	Disable Pulse extension: 0b: Pulse extension enabled 1b: Pulse extension disabled
0	PRECHG	RW	0b	Pre charge enable bootstrap capacitor. For initial startup, enable this bit to charge bootstrap capacitors using weak turn on of low side gate drivers. The amount of time to charge the bootstrap capacitor is system dependent and must be measured. 0b: disabled 1b: enabled

8.9.14 DRVCTL

Register 8-14 DRVCTL (ASPD Control, 66h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:1	Reserved	RW	0	Reserved, write to 0.
0	DRVEN	RW	0b	Application Specific Power Driver Enable. 0b: disabled 1b: enabled

8.9.15 ENBBM

Register 8-15 ENBBM (Enable break before make, 67h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:1	Reserved	RW	0	Reserved, write to 0.
0	ENBBM	RW	0b	Break before make enable: 0b: disabled 1b: enabled

8.9.16 PROTCTL

Register 8-16 PROTCTL (Driver Protection Control, 68h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:1	Reserved	RW	0	Reserved, write to 0.
0	PROTCTL	RW	0b	Select input signal for PROT: 0b: PR1 1b: nIRQ2

9 CONTACT INFORMATION

For the latest specifications, additional product information, worldwide sales and distribution locations:

Web: www.qorvo.com

Tel: 1-844-890-8163

Email: customer.support@qorvo.com

10 IMPORTANT NOTICE

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. **THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.**

Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

For more information on this and other products, visit www.qorvo.com.